### Micro-architectural attacks: from CPU to browser

Clémentine Maurice, CNRS @BloodyTangerine July 7 2022—Summer School "Cyber in Nancy", Nancy, France

- Thomas Rokicki (IRISA, France)
- Yossi Oren, Marina Botvinnik (Ben Gurion University, Israel)
- Daniel Gruss, Michael Schwarz, Moritz Lipp, Raphael Spreitzer, Peter Pessl, Stefan Mangard (TU Graz, Austria)
- and many other co-authors!



# Execution leaves traces in components



## Inspecting these traces allows retrieving secrets!



This requires surgical precision and a great control over CPU components...




------

OS



This requires surgical precision and a great control over CPU components...

hardware



- Chapter 1 Introduction to micro-architectural attacks
- Chapter 2 Side-channel techniques
- Chapter 3 Side-channel attacks from web browsers

Chapter 1: Introduction to micro-architectural attacks

#### Hardware-based attacks a.k.a physical attacks



VS

Software-based attacks a.k.a micro-architectural attacks



Physical access to hardware  $\rightarrow$  embedded devices

Co-located or remote attacker  $\rightarrow$  complex systems

• no physical access to the device

- $\cdot$  no physical access to the device
- · can execute unprivileged code on the same machine as victim

- no physical access to the device
- · can execute unprivileged code on the same machine as victim
- what are the scenarios in which this happens?

- no physical access to the device
- · can execute unprivileged code on the same machine as victim
- what are the scenarios in which this happens?
  - you install some program on your machine/smartphone
  - you have a virtual machine on some physical machine (cloud)
  - some JavaScript runs on a web page

#### Everyday hardware: servers, workstations, laptops, smartphones...



## Implementation




```
Algorithm 1: Square-and-multiply exponentiationInput: base b, exponent e, modulus nOutput: b^e \mod nX \leftarrow 1for i \leftarrow bitlen(e) downto 0 doX \leftarrow multiply(X, X)if e_i = 1 then| X \leftarrow multiply(X, b)|end
```

enu

return X





Hardware

## 1. Which software implementation is vulnerable?

2. Which hardware component is vulnerable?

#### Type of attacks



#### Type of attacks





active attacks: destroying the vault

passive attacks: listening to the vault internal mechanisms

#### Type of attacks





active attacks: destroying the vault

passive attacks: listening to the vault internal mechanisms





active attacks: laser, varying temperature, clock glitching...

passive attacks: timing, power consumption, electromagnetic radiation...

## 1. Fault attacks

### 2. Side-channel attacks

## 1. Fault attacks

## 2. Side-channel attacks

## 3. Transient execution attacks

- pushing hardware outside of its functional requirements (power, heat, clock...) to trigger a fault in the system
- most fault attacks are hardware-based ones, but it is possible to trigger hardware faults in software too (Rowhammer)
- most of the gaming consoles that have been hacked have been by fault injection

https://media.ccc.de/search/?q=console+hacking

- exploit the implementation of a system
- based on channels that are outside of the functional specification, i.e., that are not supposed to carry useful information
- however these channels can leak secret information

#### Side channels in "real life" (1/2)





#### Side channels in "real life" (2/2)





http://content.time.com/time/subscriber/article/0,33009,970860,00.html
https://arstechnica.com/science/2014/08/
researchers-reconstruct-human-speech-by-recording-a-potato-chip-bag/

 $\cdot$  safe software infrastructure  $\rightarrow$  no bugs, e.g., buffer overflows

- $\cdot$  safe software infrastructure  $\rightarrow$  no bugs, e.g., buffer overflows
- · does not mean safe execution

- $\cdot$  safe software infrastructure  $\rightarrow$  no bugs, e.g., buffer overflows
- $\cdot$  does not mean safe execution
- information leaks because of implementation and hardware
- $\cdot\,$  no "bug" in the sense of a mistake  $\rightarrow$  lots of performance optimizations

- $\cdot$  safe software infrastructure  $\rightarrow$  no bugs, e.g., buffer overflows
- $\cdot$  does not mean safe execution
- information leaks because of implementation and hardware
- $\cdot\,$  no "bug" in the sense of a mistake  $\rightarrow$  lots of performance optimizations
- ightarrow crypto and sensitive info., e.g., keystrokes and mouse movements

To perform a side-channel attack on some software you need both:

- $\cdot$  shared and vulnerable hardware
  - no side channel if **every** memory access takes the same time
  - $\cdot\,$  or if you cannot share the hardware component
- a vulnerable implementation
  - + vulnerable implementation  $\neq$  vulnerable algorithm

To perform a side-channel attack on some software you need both:

- $\cdot$  shared and vulnerable hardware
  - no side channel if **every** memory access takes the same time
  - $\cdot$  or if you cannot share the hardware component
- a vulnerable implementation
  - + vulnerable implementation  $\neq$  vulnerable algorithm
  - $\cdot$  we can attack specific implementations of AES and RSA
  - $\cdot\,$  does not mean that AES and RSA are broken
  - ightarrow not all implementations are created equal

https://access.redhat.com/blogs/766093/posts/1976303


```
post '/login' do
  if not valid_user(params[:user])
    "Username incorrect"
  else
    if verify password(params[:user], params[:password])
      "Access granted"
    else
      "Password incorrect"
    end
  end
end
```

```
post '/login' do
  if not valid_user(params[:user])
    "Username or password incorrect"
  else
    if verify password(params[:user], params[:password])
      "Access granted"
    else
      "Username or password incorrect"
    end
  end
end
```

```
post '/login' do
  if not valid user(params[:user])
    "Username or password incorrect"
    busy wait()
  else
    if verify_password(params[:user], params[:password])
      "Access granted"
    else
      "Username or password incorrect"
    end
  end
end
```


## Is constant timing enough?


#### Shared hardware



Each component shared by two processes is a potential micro-architectural side-channel vector

#### Side channels: Caches, DRAM, GPU, TLB, CPU ports, Ring interconnect...!







- new micro-architectures yearly
- + performance improvement  $\approx 5\%$



- new micro-architectures yearly
- performance improvement  $\approx 5\%$
- very small optimizations: caches, branch prediction...



- new micro-architectures yearly
- + performance improvement  $\approx 5\%$
- very small optimizations: caches, branch prediction...
- ... leading to side channels



- new micro-architectures yearly
- + performance improvement  $\approx 5\%$
- very small optimizations: caches, branch prediction...
- ... leading to side channels
- no documentation on this intellectual property

# What can we do with side-channel attacks?

Generating an RSA encryption system requires the following steps:

- randomly selecting two prime numbers p and q and calculating n = pq
- choosing a public exponent e. GnuPG uses e = 65537
- calculating a private exponent  $d = e^{-1} (mod(p-1)(q-1))$

The private key is the triple (p,q,d).

The decryption function is  $D(c) = c^d \mod n$ 

Generating an RSA encryption system requires the following steps:

- randomly selecting two prime numbers p and q and calculating n = pq
- choosing a public exponent *e*. GnuPG uses e = 65537
- calculating a private exponent  $d = e^{-1} (mod(p-1)(q-1))$

The private key is the triple (p,q,d).

The decryption function is  $D(c) = c^d \mod n$ 

But multiplying *c* by itself *d* times is too slow!

Generating an RSA encryption system requires the following steps:

- randomly selecting two prime numbers p and q and calculating n = pq
- choosing a public exponent *e*. GnuPG uses e = 65537
- calculating a private exponent  $d = e^{-1} (mod(p-1)(q-1))$

The private key is the triple (p,q,d).

The decryption function is  $D(c) = c^d \mod n$ 


But multiplying c by itself d times is too slow!  $\rightarrow$  we have fast exponentiation implementations!

GnuPG version 1.4.13 (2013)

```
Algorithm 1: GnuPG 1.4.13 Square-and-multiply exponentiation
Input: base c, exponent d, modulus n
Output: c^d \mod n
X \leftarrow 1
for i \leftarrow bitlen(d) downto 0 do
    X \leftarrow \text{square}(X)
    X \leftarrow X \mod n
    if d_i = 1 then
        X \leftarrow \text{multiply}(X, c)
        X \leftarrow X \mod n
    end
end
return X
```

#### Attacking GnuPG 1.4.13 RSA exponentiation


 monitor the square and multiply functions with Flush+Reload to recover the bits of the secret exponent



Yuval Yarom et al. "Flush+Reload: a High Resolution, Low Noise, L3 Cache Side-Channel Attack". In: USENIX Security Symposium. 2014.

#### Attacking GnuPG 1.4.13 RSA exponentiation

• monitor the square and multiply functions with Flush+Reload to recover the bits of the secret exponent



Yuval Yarom et al. "Flush+Reload: a High Resolution, Low Noise, L3 Cache Side-Channel Attack". In: USENIX Security Symposium. 2014.

mbedTLS version 2.3.0 (2017), "fixes" the issue with a single operation multiply

```
Algorithm 2: mbedTLS 2.3.0 Square-and-multiply exponentiation
Input: base c, exponent d, modulus n
Output: c^d \mod n
X \leftarrow 1
for i \leftarrow bitlen(d) downto 0 do
    X \leftarrow \text{multiply}(X, X)
    X \leftarrow X \mod n
    if d_i = 1 then
        X \leftarrow \text{multiply}(X, c)
        X \leftarrow X \mod n
    end
end
return X
```


#### Attacking mbedTLS 2.3.0 RSA exponentiation

• raw Prime+Probe trace on the buffer holding the multiplier c




#### Attacking mbedTLS 2.3.0 RSA exponentiation

- raw Prime+Probe trace on the buffer holding the multiplier c
- processed with a simple moving average



#### Attacking mbedTLS 2.3.0 RSA exponentiation

- raw Prime+Probe trace on the buffer holding the multiplier c
- processed with a simple moving average
- allows to clearly recover the bits of the secret exponent



```
post '/login' do
  if not valid user(params[:user])
    "Username or password incorrect"
    busy wait()
  else
    if verify_password(params[:user], params[:password])
      "Access granted"
    else
      "Username or password incorrect"
    end
  end
end
```



- · novel class of attacks  $\neq$  side-channel attacks
- ightarrow transient execution attacks leak the actual target data
- disclosed in 2018 with Spectre and Meltdown

Paul Kocher et al. "Spectre Attacks: Exploiting Speculative Execution". In: S&P. 2019.

Moritz Lipp et al. "Meltdown: Reading Kernel Memory from User Space". In: USENIX Security Symposium. 2018.

Claudio Canella et al. "A Systematic Evaluation of Transient Execution Attacks and Defenses". In: USENIX Security Symposium. 2019 https://transient.fail/



- · novel class of attacks  $\neq$  side-channel attacks
- ightarrow transient execution attacks leak the actual target data
  - disclosed in 2018 with Spectre and Meltdown
  - SO MANY VARIANTS

Paul Kocher et al. "Spectre Attacks: Exploiting Speculative Execution". In: S&P. 2019.

Moritz Lipp et al. "Meltdown: Reading Kernel Memory from User Space". In: USENIX Security Symposium. 2018.

Claudio Canella et al. "A Systematic Evaluation of Transient Execution Attacks and Defenses". In: USENIX Security Symposium. 2019 https://transient.fail/

- CPU avoids waiting for input data or availability of execution units
- $\rightarrow\,$  out-of-order execution and speculation
  - sequential semantics is preserved

- CPU avoids waiting for input data or availability of execution units
- ightarrow out-of-order execution and speculation
  - sequential semantics is preserved
  - some instructions are never committed, *i.e.*, finally executed
    - instructions that cause an exception + following instructions
    - instructions in branches that are mispredicted
  - these instructions are called transient instructions

- CPU avoids waiting for input data or availability of execution units
- ightarrow out-of-order execution and speculation
  - sequential semantics is preserved
  - some instructions are never committed, *i.e.*, finally executed
    - instructions that cause an exception + following instructions
    - instructions in branches that are mispredicted
  - these instructions are called transient instructions
  - $\cdot\,$  architectural state  $\rightarrow$  everything is fine

- attacker uses a covert channel to encode the secret
- issue: instructions not committed leave traces in microarchitecture
- microarchitectural state is not supposed to be visible...
- ... but we know how to recover the state of caches



- attacker uses a covert channel to encode the secret
- issue: instructions not committed leave traces in microarchitecture
- microarchitectural state is not supposed to be visible...
- ... but we know how to recover the state of caches
- $\cdot\,$  microarchitectural state  $\rightarrow$  everything is not fine



- $\cdot\,$  attacker uses a covert channel to encode the secret
- issue: instructions not committed leave traces in microarchitecture
- microarchitectural state is not supposed to be visible...
- ... but we know how to recover the state of caches
- $\cdot\,$  microarchitectural state  $\rightarrow$  everything is not fine
- leaking kernel memory, recovering passwords...



- attacker uses a covert channel to encode the secret
- issue: instructions not committed leave traces in microarchitecture
- microarchitectural state is not supposed to be visible...
- ... but we know how to recover the state of caches
- $\cdot\,$  microarchitectural state  $\rightarrow$  everything is not fine
- leaking kernel memory, recovering passwords...
- difficult to fix: lazy error handling was a bug, but speculative execution is a feature!



# Chapter 2: Side-channel techniques

# Cache side-channel attacks





• CPU registers



- CPU registers
- different levels of the CPU cache



- CPU registers
- different levels of the CPU cache
- main memory




- CPU registers
- different levels of the CPU cache
- main memory
- disk storage

#### Set-associative caches

Address	Tag	Index	Offset	
---------	-----	-------	--------	--

Cache


## Set-associative caches



Cache

Data loaded in a specific set depending on its address

## Set-associative caches



Cache

Data loaded in a specific set depending on its address Several ways per set

## Set-associative caches



Cache

Data loaded in a specific set depending on its address

Several ways per set

Cache line loaded in a specific way depending on the replacement policy

 $\cdot\,$  cache attacks  $\rightarrow$  exploit timing differences of memory accesses

- $\cdot\,$  cache attacks  $\rightarrow$  exploit timing differences of memory accesses
- attacker monitors which lines are accessed, not the content

- $\cdot\,$  cache attacks  $\rightarrow$  exploit timing differences of memory accesses
- attacker monitors which lines are accessed, not the content
- covert channel: two processes communicating with each other
  - not allowed to do so, e.g., across VMs

- $\cdot\,$  cache attacks  $\rightarrow$  exploit timing differences of memory accesses
- $\cdot\,$  attacker monitors which lines are accessed, not the content
- covert channel: two processes communicating with each other
  - not allowed to do so, e.g., across VMs
- side-channel attack: one malicious process spies on benign processes
  - e.g., steals crypto keys, spies on keystrokes

How every timing attack works:

- learn timing of different corner cases
- later, we recognize these corner cases by timing only

How every timing attack works:

- learn timing of different corner cases
- later, we recognize these corner cases by timing only
- here, corner cases: hits and misses

- 1. build two cases: cache hits and cache misses
- 2. time each case many times (get rid of noise)

- 1. build two cases: cache hits and cache misses
- 2. time each case many times (get rid of noise)
- 3. we have a histogram!

- 1. build two cases: cache hits and cache misses
- 2. time each case many times (get rid of noise)
- 3. we have a histogram!
- 4. find a threshold to distinguish the two cases


Loop:

- 1. measure time
- 2. access variable (always cache hit)
- 3. measure time
- 4. update histogram with delta

Loop:


- 1. flush variable (clflush instruction)
- 2. measure time
- 3. access variable (always cache miss)
- 4. measure time
- 5. update histogram with delta





# Finding the threshold

- $\cdot\,$  as high as possible  $\rightarrow$  most cache hits are below
- $\cdot$  no cache miss below



cache hits cache misses

- very short timings
- rdtsc instruction: cycle-accurate timestamps

- very short timings
- rdtsc instruction: cycle-accurate timestamps

```
[...]
rdtsc
function()
rdtsc
[...]
```

· do you measure what you think you measure?

- do you measure what you think you measure?
- out-of-order execution

- · do you measure what you think you measure?
- $\cdot$  out-of-order execution  $\rightarrow$  what is really executed

rdtsc	rdtsc	rdtsc
<pre>function()</pre>	[]	rdtsc
[]	rdtsc	function()
rdtsc	function()	[]

• use pseudo-serializing instruction rdtscp (recent CPUs)

- use pseudo-serializing instruction rdtscp (recent CPUs)
- and/or use serializing instructions like cpuid

- use pseudo-serializing instruction rdtscp (recent CPUs)
- and/or use serializing instructions like cpuid
- and/or use fences like mfence

- use pseudo-serializing instruction rdtscp (recent CPUs)
- and/or use serializing instructions like cpuid
- and/or use fences like mfence

Intel, How to Benchmark Code Execution Times on Intel IA-32 and IA-64 Instruction Set Architectures White Paper, December 2010.

### Cache attacks techniques

- two (main) techniques
  - 1. Flush+Reload (Gullasch et al., Osvik et al., Yarom et al.)
  - 2. Prime+Probe (Percival, Osvik et al., Liu et al.)
- exploitable on x86 and ARM
- used for both covert channels and side-channel attacks
- many variants: Flush+Flush, Evict+Reload, Prime+Scope, Prime+Abort...

David Gullasch et al. "Cache Games – Bringing Access-Based Cache Attacks on AES to Practice". In: S&P. 2011.

Yuval Yarom et al. "Flush+Reload: a High Resolution, Low Noise, L3 Cache Side-Channel Attack". In: USENIX Security Symposium. 2014.

Dag Arne Osvik et al. "Cache Attacks and Countermeasures: the Case of AES". In: CT-RSA 2006. 2006.

Colin Percival. "Cache missing for fun and profit". In: Proceedings of BSDCan. 2005.

Fangfei Liu et al. "Last-Level Cache Side-Channel Attacks are Practical". In: S&P. 2015.

# Spatial and temporal resolution

- spatial resolution: what can I monitor? A page? A set? A line?
  - $\rightarrow\,$  a spatial resolution of a 4KB page means that you cannot distinguish two memory accesses within a 4KB page
- temporal resolution: how often can I perform a monitoring operation?
  - $\rightarrow\,$  a temporal resolution of 1ms means that you cannot monitor more than one event every 1ms: if an event happens every 1 $\mu$ s, you can only capture 0.1% of events

# Spatial and temporal resolution


- spatial resolution: what can I monitor? A page? A set? A line?
  - $\rightarrow\,$  a spatial resolution of a 4KB page means that you cannot distinguish two memory accesses within a 4KB page
- temporal resolution: how often can I perform a monitoring operation?
  - $\rightarrow\,$  a temporal resolution of 1ms means that you cannot monitor more than one event every 1ms: if an event happens every 1 $\mu$ s, you can only capture 0.1% of events

Both influence the type of attacks that you can perform: an attacker that can only monitor a 4KB page every minute obtains less information than an attacker that can monitor a cache line every 100ns.


V

/ictim address space	Cache			Attack	ker address s	space	
					netacher address space		

Step 1: Attacker maps shared library (shared memory, in cache)




Step 1: Attacker maps shared library (shared memory, in cache)



Step 1: Attacker maps shared library (shared memory, in cache)


Step 2: Attacker flushes the shared cache line



Step 1: Attacker maps shared library (shared memory, in cache)

Step 2: Attacker flushes the shared cache line

Step 3: Victim loads the data



Step 1: Attacker maps shared library (shared memory, in cache)

Step 2: Attacker flushes the shared cache line

Step 3: Victim loads the data

Step 4: Attacker reloads the data

# Flush+Reload: Applications

- cross-VM (memory-deduplication enabled) side channel attacks on cryptographic primitives:
  - RSA: 96.7% of secret key bits in a single signature
  - AES: full key recovery in 30000 dec. (a few seconds)
- attacks against pseudorandom number generators
- attacks against RSA key generation
- revival of Bleichenbacher attacks on TLS

Yuval Yarom et al. "Flush+Reload: a High Resolution, Low Noise, L3 Cache Side-Channel Attack". In: USENIX Security Symposium. 2014.

Berk Gülmezoglu et al. "A Faster and More Realistic Flush+Reload Attack on AES". In: COSADE. 2015.

Shaanan Cohney et al. "Pseudorandom Black Swans: Cache Attacks on CTR\_DRBG". In: S&P. 2020.

Alejandro Cabrera Aldaya et al. "Cache-Timing Attacks on RSA Key Generation". In: TCHES (2019).

Eyal Ronen et al. "The 9 Lives of Bleichenbacher's CAT: New Cache ATtacks on TLS Implementations". In: S&P. 2019.

#### Pros


high spatial resolution: 1 line high temporal resolution

#### Cons

#### restrictive

- needs clflush instruction (not available e.g., on ARM-v7)
- 2. needs shared memory

#### Shared library $\rightarrow$ shared in physical memory





## void \*mmap(void \*addr, size\_t length, int prot, int flags, int fd, off\_t offset);


mmap() creates a new mapping in the virtual address space of the calling process.
[...] The contents of a file mapping are initialized using length bytes starting at
offset offset in the file (or other object) referred to by the file descriptor fd.



















































# What if there is **no shared memory**?


# What if there is no shared memory?


# There is no memory deduplication, and no accessible shared library from browsers












- inclusive LLC: superset of L1 and L2
- data evicted from the LLC is also evicted from L1 and L2




- inclusive LLC: superset of L1 and L2
- data evicted from the LLC is also evicted from L1 and L2
- a core can evict lines in the private L1 of another core


Victim address space

Cache

Attacker address space




Step 1: Attacker primes, *i.e.*, fills, the cache (no shared memory)




Step 1: Attacker primes, *i.e.*, fills, the cache (no shared memory)

**Step 2:** Victim evicts cache lines while running



**Step 1:** Attacker **primes**, *i.e.*, fills, the cache (no shared memory)


**Step 2:** Victim evicts cache lines while running



**Step 1:** Attacker **primes**, *i.e.*, fills, the cache (no shared memory)

**Step 2:** Victim evicts cache lines while running

Step 3: Attacker probes data to determine if set has been accessed



**Step 1:** Attacker **primes**, *i.e.*, fills, the cache (no shared memory)

**Step 2:** Victim evicts cache lines while running

Step 3: Attacker probes data to determine if set has been accessed

- cross-VM side channel attacks on crypto implementations:
  - El Gamal (sliding window): full key recovery in 12 min.
- tracking user behavior in the browser, in JavaScript
- $\cdot$  covert channels between virtual machines in the cloud

Fangfei Liu et al. "Last-Level Cache Side-Channel Attacks are Practical". In: S&P. 2015.

Yossef Oren et al. "The Spy in the Sandbox: Practical Cache Attacks in JavaScript and their Implications". In: CCS. 2015. Clémentine Maurice et al. "Hello from the Other Side: SSH over Robust Cache Covert Channels in the Cloud". In: NDSS. 2017.

#### Pros

less restrictive

- 1. no need for clflush
- 2. no need for shared memory

#### Cons

- lower spatial resolution: 1 set
- lower temporal resolution:
   probe n addresses to evict 1
   line
- $\cdot$  prone to noise

We need to evict caches lines without **clflush** or shared memory:

- 1. which addresses do we access to have congruent cache lines?
- 2. without any privilege?
- 3. and in which order do we access them?

Pepe Vila et al. "Theory and Practice of Finding Eviction Sets". In: S&P. 2019.

Clémentine Maurice et al. "Reverse Engineering Intel Complex Addressing Using Performance Counters". In: RAID. 2015. Pepe Vila et al. "CacheOuery: Jearning replacement policies from hardware caches". In: PLDI. 2020.

We need to evict caches lines without **clflush** or shared memory:

- 1. which addresses do we access to have congruent cache lines?
- 2. without any privilege?
- 3. and in which order do we access them?

We need:

- 1. an eviction set: addresses in the same set and same slice (issues #1 and #2)
- 2. an eviction strategy: the order in which we access the eviction set (issue #3)


Clémentine Maurice et al. "Reverse Engineering Intel Complex Addressing Using Performance Counters". In: RAID. 2015.

Pepe Vila et al. "CacheQuery: learning replacement policies from hardware caches". In: PLDI. 2020.

Pepe Vila et al. "Theory and Practice of Finding Eviction Sets". In: S&P. 2019.

### Port contention side-channel attacks


#### Background: Hyper-threading



Simultaneous computation technology of Intel.

- physical cores are shared between logical cores
- abstraction at the OS level


#### Background: Hyper-threading



Simultaneous computation technology of Intel.


- physical cores are shared between logical cores
- abstraction at the OS level
- → hardware resources are shared between logical cores

- instructions are decomposed in uops to optimize Out-of-Order execution
- uops are dispatched to specialized execution units through CPU ports
- deterministic decomposition of instructions into uops



#### Port contention

#### No contention




## All attacker instructions are executed in a row

 $\rightarrow$  fast execution time


Alejandro Cabrera Aldaya et al. "Port Contention for Fun and Profit". In: S&P. 2019.

#### Port contention

#### No contention



#### Contention




# All attacker instructions are executed in a row

 $\rightarrow$  fast execution time

Victim instructions delay the attacker instructions  $\rightarrow$  slow execution time

Alejandro Cabrera Aldaya et al. "Port Contention for Fun and Profit". In: S&P. 2019.










#### Port contention side-channel attack



- end-to-end attack on a TLS server (OpenSSL 1.1.0h): recovers a P-384 ECDSA private key
  - $\rightarrow$  secret dependent on double-and-add operations of  $ec\_wNAF\_mul$  point multiplication
- SMoTherSpectre, a speculative code-reuse attack

Alejandro Cabrera Aldaya et al. "Port Contention for Fun and Profit". In: S&P. 2019.

Atri Bhattacharyya et al. "SMoTherSpectre: Exploiting Speculative Execution through Port Contention". In: CCS. 2019.

#### Port contention: Pros and cons

#### Pros

- very high spatial resolution: 1 instruction!
- high temporal resolution
- more resistant to noise if processes do not share a physical core
- no offline phase of creating an eviction set

#### Cons

- restrictive: requires SMT enabled + co-location on the same physical core
- mapping from instructions to port can change from one generation to another

Chapter 3: Side-channel attacks from web browsers

• JavaScript is code executed in a sandbox

- JavaScript is code executed in a sandbox
- can't do anything nasty since it is in a sandbox, right?

- JavaScript is code executed in a sandbox
- can't do anything nasty since it is in a sandbox, right?
- except side channels are only doing benign operations

- JavaScript is code executed in a sandbox
- can't do anything nasty since it is in a sandbox, right?
- except side channels are only doing benign operations
  - all side-channel attacks: measuring time

- JavaScript is code executed in a sandbox
- can't do anything nasty since it is in a sandbox, right?
- except side channels are only doing benign operations
  - all side-channel attacks: measuring time
  - cache attacks: accessing their own memory
  - · port contention attacks: executing specific instructions

## Measuring time

• measure small timing differences: need a high-resolution timer

- measure small timing differences: need a high-resolution timer
- native: **rdtsc**, timestamp in CPU cycles


- measure small timing differences: need a high-resolution timer
- native: **rdtsc**, timestamp in CPU cycles
- JavaScript: performance.now() has the highest resolution

- measure small timing differences: need a high-resolution timer
- native: **rdtsc**, timestamp in CPU cycles
- JavaScript: performance.now() has the highest resolution

#### performance.now()

[...] represent times as floating-point numbers with up to microsecond precision. — Mozilla Developer Network

#### Evolution of timers until today



Thomas Rokicki et al. "Sok: In search of lost time: A review of javascript timers in browsers". In: EuroS&P. 2021

• before September 2015: performance.now() had a nanosecond resolution

Yossef Oren et al. "The Spy in the Sandbox: Practical Cache Attacks in JavaScript and their Implications". In: CCS. 2015. https://www.mozilla.org/en-US/security/advisories/mfsa2015-114/

- before September 2015: performance.now() had a nanosecond resolution
- Oren et al. demonstrated cache side-channel attacks in JavaScript

Yossef Oren et al. "The Spy in the Sandbox: Practical Cache Attacks in JavaScript and their Implications". In: CCS. 2015. https://www.mozilla.org/en-US/security/advisories/mfsa2015-114/

- before September 2015: performance.now() had a nanosecond resolution
- Oren et al. demonstrated cache side-channel attacks in JavaScript
- "fixed" in Firefox 41: rounding to 5 μs

Yossef Oren et al. "The Spy in the Sandbox: Practical Cache Attacks in JavaScript and their Implications". In: CCS. 2015. https://www.mozilla.org/en-US/security/advisories/mfsa2015-114/

microsecond resolution is not enough

Michael Schwarz et al. "Fantastic Timers and Where to Find Them: High-Resolution Microarchitectural Attacks in JavaScript". In: FC. 2017.

- microsecond resolution is not enough
- two approaches


Michael Schwarz et al. "Fantastic Timers and Where to Find Them: High-Resolution Microarchitectural Attacks in JavaScript". In: FC. 2017.


- microsecond resolution is not enough
- two approaches
  - 1. recover a higher resolution from the available timer

Michael Schwarz et al. "Fantastic Timers and Where to Find Them: High-Resolution Microarchitectural Attacks in JavaScript". In: FC. 2017.


- microsecond resolution is not enough
- two approaches
  - 1. recover a higher resolution from the available timer
  - 2. build our own high-resolution timer

Michael Schwarz et al. "Fantastic Timers and Where to Find Them: High-Resolution Microarchitectural Attacks in JavaScript". In: FC. 2017.




• measure how often we can increment a variable between two timer ticks



• to measure with high resolution

## Recovering resolution: Clock interpolation


• measure how often we can increment a variable between two timer ticks



- to measure with high resolution
  - start measurement at clock edge

## Recovering resolution: Clock interpolation


• measure how often we can increment a variable between two timer ticks



- to measure with high resolution
  - start measurement at clock edge
  - increment a variable until next clock edge

## Recovering resolution: Clock interpolation

• measure how often we can increment a variable between two timer ticks



- to measure with high resolution
  - start measurement at clock edge
  - increment a variable until next clock edge
- Firefox/Chrome: 500 ns, Tor: 15 μs







ightarrow padding so the slow function crosses one more clock edge than the fast one

#### Recovering resolution: Edge thresholding



- nanosecond resolution
- Firefox/Tor: 2 ns, Edge: 10 ns, Chrome: 15 ns

feature to share data: SharedArrayBuffer

- feature to share data: SharedArrayBuffer
- web worker can simultaneously read/write data

- feature to share data: SharedArrayBuffer
- web worker can simultaneously read/write data
- no message passing overhead

- feature to share data: SharedArrayBuffer
- web worker can simultaneously read/write data
- no message passing overhead
- $\cdot$  one dedicated worker for incrementing the shared variable

- feature to share data: SharedArrayBuffer
- web worker can simultaneously read/write data
- no message passing overhead
- one dedicated worker for incrementing the shared variable
- Firefox/Fuzzyfox: 2 ns, Chrome: 15 ns



- lowering timer resolution is not enough
- adding jitter → makes clock interpolation and edge thresholding inefficient (need to redo the measurements to get rid of noise)



Thomas Rokicki et al. "Sok: In search of lost time: A review of javascript timers in browsers". In: EuroS&P. 2021



- lowering timer resolution is not enough
- adding jitter → makes clock interpolation and edge thresholding inefficient (need to redo the measurements to get rid of noise)
- $\rightarrow$  has no impact on SharedArrayBuffers!



Thomas Rokicki et al. "Sok: In search of lost time: A review of javascript timers in browsers". In: EuroS&P. 2021

#### Jitter?

- lowering timer resolution is not enough
- adding jitter → makes clock interpolation and edge thresholding inefficient (need to redo the measurements to get rid of noise)
- $\rightarrow$  has no impact on SharedArrayBuffers!
  - browsers are adopting better isolation between websites (e.g., Site Isolation) to counter transient execution attacks
  - back to higher timer resolution for usability  $\rightarrow$  side-channel attacks are possible again!



Thomas Rokicki et al. "Sok: In search of lost time: A review of javascript timers in browsers". In: EuroS&P. 2021

# Cache attacks in browsers

#### Cache attacks: Challenges with JavaScript







1. No high-resolution timers

2. No instruction to flush the cache

3. No knowledge about physical addresses

# We just solved this problem :)

Michael Schwarz et al. "Fantastic Timers and Where to Find Them: High-Resolution Microarchitectural Attacks in JavaScript". In: FC. 2017. Thomas Rokicki et al. "Sok: In search of lost time: A review of javascript timers in browsers". In: EuroS&P. 2021.

# We already solved this problem earlier :)

Daniel Gruss et al. "Rowhammer.js: A Remote Software-Induced Fault Attack in JavaScript". In: DIMVA. 2016.

# We already solved this problem earlier :)

# Let's use Prime+Probe!

Daniel Gruss et al. "Rowhammer.js: A Remote Software-Induced Fault Attack in JavaScript". In: DIMVA. 2016.

- OS optimization: use Transparent Huge Pages (THP, 2MB pages)
- last 21 bits (2MB) of physical address
- = last 21 bits (2MB) of virtual address

- OS optimization: use Transparent Huge Pages (THP, 2MB pages)
- last 21 bits (2MB) of physical address
- = last 21 bits (2MB) of virtual address
- $\rightarrow\,$  which JS array indices?

### #3. Obtaining the beginning of a THP




- physical pages for these THPs are mapped on-demand
- ightarrow page fault when an allocated THP is accessed for the first time

Daniel Gruss et al. "Practical Memory Deduplication Attacks in Sandboxed Javascript". In: ESORICS. 2015.


#### #3. Choosing physical addresses

- $\cdot$  we now know the last 21 bits of physical addresses
- ightarrow enough to get cache set indexes
- $\rightarrow\,$  enough to get DRAM information for some systems, e.g., Sandy Bridge with DDR3




Peter Pessl et al. "DRAMA: Exploiting DRAM Addressing for Cross-CPU Attacks". In: USENIX Security Symposium. 2016.

#### Eviction sets in JavaScript



Michael Schwarz et al. "Fantastic Timers and Where to Find Them: High-Resolution Microarchitectural Attacks in JavaScript". In: FC. 2017.

### Eviction sets in JavaScript




 $\rightarrow$  we can distinguish cache hits from cache misses (only  $\approx$  150 cycles difference)!

Michael Schwarz et al. "Fantastic Timers and Where to Find Them: High-Resolution Microarchitectural Attacks in JavaScript". In: FC. 2017.

### Cache attacks in JavaScript: applications

- spying on user behavior: detect mouse and network activity
- covert channel
- covert channel cross-VM
- $\cdot$  website fingerprinting



Yossef Oren et al. "The Spy in the Sandbox: Practical Cache Attacks in JavaScript and their Implications". In: CCS. 2015. Anatoly Shusterman et al. "Robust Website Fingerprinting Through the Cache Occupancy Channel". In: USENIX Security Symposium. 2019.

# Port contention attacks in browsers

#### Port contention attacks: Challenges with JavaScript







1. No high-resolution timers

2. No control on cores

3. No access to specific instructions

Thomas Rokicki et al. "Port Contention Goes Portable: Port Contention Side Channels in Web Browsers". In: ASIA CCS. 2022.

# We just solved this problem :)

Michael Schwarz et al. "Fantastic Timers and Where to Find Them: High-Resolution Microarchitectural Attacks in JavaScript". In: FC. 2017. Thomas Rokicki et al. "Sok: In search of lost time: A review of javascript timers in browsers". In: EuroS&P. 2021.

- JavaScript does not have control on cores
- scheduler tries to balance the workload of physical cores
- $\rightarrow$  exploit JavaScript multi-threading and work with the scheduler



## #3. No access to specific instructions



- $\cdot$  sandboxed
- JIT compilation

#### #3. No access to specific instructions






- $\cdot$  sandboxed
- JIT compilation

- $\cdot$  sandboxed
- $\cdot$  compiled from another language
- smaller, more atomic instructions

#### Proof-of-concept native-to-web



Native : C code runs TZCNT x86 instructions (P1 uop) on all physical coresWeb : WebAssembly repeatedly calls i64.ctz and times the execution

#### Port contention side-channel in WebAssembly




Figure 1: Secret key: 1101001.


- spatial resolution: 1024 native instructions
- similar to other web-based cache attacks
- timers are the main bottleneck

#### Port contention covert channel: native-to-web

- Native: C/x86 sender
- Web: WebAssembly receiver

Evaluation:

- 200 bit/s of effective data (best bandwidth for a web-based covert channel!)
- stress -m 2: 170 bit/s
- stress -m 3: 25 bit/s



#### More port contention covert channels

VM-to-host

#### **Cross-browser**

browser

IS sandbox

Receiver

browser

User applications


05

Hardware:

CPU Ports

IS sandbox

Sender



80 bit/s bandwidth

200 bit/s bandwidth (physical layer), across different browsers!

## Other micro-architectural attacks in browsers?

#### Other micro-architectural attacks in browsers

dente del la construcción de la

seither is a hard reput

inscure on modern cache

attack

aliking black for noney sandors sometromoustors and and start R try in a safter are to biorraditions of a same discussion i and an analysis and an and and an analysis and an analysis.

making ASLR and caching

e a new EVICT+TIME

Important fore line of defense station downey correspondences of the state of the state state of the state of

that ASLR is fundaments

ents (ASLR Cache,

stim, we describe a new virtual address translation we describe

next sait (MMU) of modern for the in the property that the MACS proved in the property of the form that the MACS proved in the MACS pr s on the property that the MMU's

As a proving in a strategy in a strategy in the strategy of th

Any in the set of the

based architectures

Kanah Razayi, Erik Boonan Herbari Bos Chinano Giathida

easy to never or prevent of disabiling non-fundamental

proval building block in m proval building block in m sematically defaudo

more advanced attackers, in the over or a start fine of the first fine of the first for the over or provide the start for the st


enough Di Consequently

more advanced attackets.

systematicaty occasion attack on the memory that we call ASLR@Cad e presence of specific ASLR if the application is via Ash.e is the approximation is via if the system futus on mem

Autorative of a set of possible and parameters and possible of a set of a

in the eyes of many ASLR does not a



Daniel Gruss, Clémentine Maurice<sup>†</sup>, and Stefan Mangard Graz University of Technology, Austria

ASLR on the Line: Practical Cache Attacks on the MMU Abstract. A fundamental assumption in software security is that a owney location can only be modified by processes that may write to mory location. However, a recent study has shown that narasitie "AM can change the content of a memory cell without ac-~cessing other memory locations in a high frequency. sammer bug occurs in most of today's memory modconsequences for the security of all affected systems.


attacks related to Rowhammer so far rely on the availthe flush instruction in order to cause accesses to DRAM sufficiently high frequency. We overcome this limitation by implex cache replacement policies. We show that caches can into fast cache eviction to trigger the Rowhammer bug with dar memory accesses. This allows to trigger the Rowhammer

ighly restricted and even scripting environments. annustrate a fully automated attack that requires nothing but a te with JavaScript to trigger faults on remote hardware. Thereby an gain unrestricted access to systems of website visitors. We show st the attack works on off-the-shelf systems. Existing countermeasures il to protect against this new Rowhammer attack.

#### Spectre Attacks: Exploiting Speculative Execution

Paul Kocher<sup>1</sup>, Jann Horn<sup>2</sup>, Anders Fogh<sup>3</sup>, Daniel Genkin<sup>4</sup>, Daniel Gruss<sup>5</sup>, Werner Haas<sup>6</sup>, Mike Hamburg<sup>7</sup>, Moritz Linn<sup>5</sup>, Stefan Mangard<sup>5</sup>, Thomas Prescher<sup>6</sup>, Michael Schwarz<sup>5</sup>, Yuval Yarom<sup>8</sup> <sup>1</sup> Independent (www.paulkocher.com), <sup>2</sup> Google Project Zero, 3 G DATA Advanced Analytics, 4 University of Pennsylvania and University of Maryland, <sup>5</sup> Graz University of Technology, <sup>6</sup> Cyberus Technology, 

#### Bonus: you don't even need JavaScript!



Anatoly Shusterman et al. "Prime+Probe 1, JavaScript 0: Overcoming Browser-based Side-Channel Defenses". In: USENIX Security Symposium. 2021.

Conclusions

• any shared component is a potential side-channel vector

- any shared component is a potential side-channel vector
- it's **really** hard not to share a component

- any shared component is a potential side-channel vector
- it's **really** hard not to share a component
- micro-architectural attacks require a low-level understanding and control over the components, usually achieved with native code

- any shared component is a potential side-channel vector
- it's **really** hard not to share a component
- micro-architectural attacks require a low-level understanding and control over the components, usually achieved with native code
- but it's still possible to carry these attacks on from web browsers

# Thank you!

## Micro-architectural attacks: from CPU to browser

Clémentine Maurice, CNRS @BloodyTangerine July 7 2022—Summer School "Cyber in Nancy", Nancy, France

#### References i

Alejandro Cabrera Aldaya, Billy Bob Brumley, Sohaib ul Hassan, Cesar Pereida García, and Nicola Tuveri. "Port Contention for Fun and Profit". In: *S&P*. 2019.

Alejandro Cabrera Aldaya, Cesar Pereida García, Luis Manuel Alvarez Tapia, and Billy Bob Brumley. "Cache-Timing Attacks on RSA Key Generation". In: *TCHES* (2019).

Atri Bhattacharyya, Alexandra Sandulescu, Matthias Neugschwandtner, Alessandro Sorniotti, Babak Falsafi, Mathias Payer, and Anil Kurmus. "SMoTherSpectre: Exploiting Speculative Execution through Port Contention". In: *CCS*. 2019.

Claudio Canella, Jo Van Bulck, Michael Schwarz, Moritz Lipp, Benjamin von Berg, Philipp Ortner, Frank Piessens, Dmitry Evtyushkin, and Daniel Gruss. "A Systematic Evaluation of Transient Execution Attacks and Defenses". In: USENIX Security Symposium. 2019.

Claudio Canella, Daniel Genkin, Lukas Giner, Daniel Gruss, Moritz Lipp, Marina Minkin, Daniel Moghimi, Frank Piessens, Michael Schwarz, Berk Sunar, Jo Van Bulck, and Yuval Yarom. "Fallout: Leaking Data on Meltdown-resistant CPUs". In: *CCS*. 2019.

Shaanan Cohney, Andrew Kwong, Shahar Paz, Daniel Genkin, Nadia Heninger, Eyal Ronen, and Yuval Yarom. "Pseudorandom Black Swans: Cache Attacks on CTR\_DRBG". In: *S&P*. 2020.

#### References ii

David Gullasch, Endre Bangerter, and Stephan Krenn. "Cache Games – Bringing Access-Based Cache Attacks on AES to Practice". In: S&P. 2011.

Daniel Gruss, David Bidner, and Stefan Mangard. "Practical Memory Deduplication Attacks in Sandboxed Javascript". In: *ESORICS*. 2015.

Daniel Gruss, Clémentine Maurice, and Stefan Mangard. "Rowhammer.js: A Remote Software-Induced Fault Attack in JavaScript". In: *DIMVA*. 2016.

Ben Gras, Kaveh Razavi, Erik Bosman, Herbert Bos, and Cristiano Giuffrida. "ASLR on the Line: Practical Cache Attacks on the MMU". In: *NDSS*. 2017.

Berk Gülmezoglu, Mehmet Sinan Inci, Thomas Eisenbarth, and Berk Sunar. "A Faster and More Realistic Flush+Reload Attack on AES". In: *COSADE*. 2015.

Paul Kocher, Jann Horn, Anders Fogh, Daniel Genkin, Daniel Gruss, Werner Haas, Mike Hamburg, Moritz Lipp, Stefan Mangard, Thomas Prescher, Michael Schwarz, and Yuval Yarom. "Spectre Attacks: Exploiting Speculative Execution". In: *S&P*. 2019.

### References iii

Moritz Lipp, Michael Schwarz, Daniel Gruss, Thomas Prescher, Werner Haas, Anders Fogh, Jann Horn, Stefan Mangard, Paul Kocher, Daniel Genkin, Yuval Yarom, and Mike Hamburg. "Meltdown: Reading Kernel Memory from User Space". In: USENIX Security Symposium. 2018.

Fangfei Liu, Yuval Yarom, Qian Ge, Gernot Heiser, and Ruby B. Lee. "Last-Level Cache Side-Channel Attacks are Practical". In: S&P. 2015.

Clémentine Maurice, Nicolas Le Scouarnec, Christoph Neumann, Olivier Heen, and Aurélien Francillon. "Reverse Engineering Intel Complex Addressing Using Performance Counters". In: *RAID.* 2015.

Clémentine Maurice, Manuel Weber, Michael Schwarz, Lukas Giner, Daniel Gruss, Carlo Alberto Boano, Stefan Mangard, and Kay Römer. "Hello from the Other Side: SSH over Robust Cache Covert Channels in the Cloud". In: *NDSS*. 2017.

Giorgi Maisuradze and Christian Rossow. "ret2spec: Speculative Execution Using Return Stack Buffers". In: CCS. 2018.

Yossef Oren, Vasileios P Kemerlis, Simha Sethumadhavan, and Angelos D Keromytis. "The Spy in the Sandbox: Practical Cache Attacks in JavaScript and their Implications". In: *CCS*. 2015.

#### References iv

Dag Arne Osvik, Adi Shamir, and Eran Tromer. "Cache Attacks and Countermeasures: the Case of AES". In: *CT-RSA 2006*. 2006.

Colin Percival. "Cache missing for fun and profit". In: Proceedings of BSDCan. 2005.

Peter Pessl, Daniel Gruss, Clémentine Maurice, Michael Schwarz, and Stefan Mangard. "DRAMA: Exploiting DRAM Addressing for Cross-CPU Attacks". In: USENIX Security Symposium. 2016.

Thomas Rokicki, Clémentine Maurice, and Pierre Laperdrix. "Sok: In search of lost time: A review of javascript timers in browsers". In: *EuroS&P*. 2021.

Thomas Rokicki, Clémentine Maurice, Marina Botvinnik, and Yossi Oren. "Port Contention Goes Portable: Port Contention Side Channels in Web Browsers". In: *ASIA CCS*. 2022.

Eyal Ronen, Robert Gillham, Daniel Genkin, Adi Shamir, David Wong, and Yuval Yarom. "The 9 Lives of Bleichenbacher's CAT: New Cache ATtacks on TLS Implementations". In: *S&P*. 2019.

Michael Schwarz, Clémentine Maurice, Daniel Gruss, and Stefan Mangard. "Fantastic Timers and Where to Find Them: High-Resolution Microarchitectural Attacks in JavaScript". In: *FC*. 2017.

Stephan van Schaik, Alyssa Milburn, Sebastian Österlund, Pietro Frigo, Giorgi Maisuradze, Kaveh Razavi, Herbert Bos, and Cristiano Giuffrida. "RIDL: Rogue In-Flight Data Load". In: S&P. 2019. 10 Anatoly Shusterman, Lachlan Kang, Yarden Haskal, Yosef Meltser, Prateek Mittal, Yossi Oren, and Yuval Yarom. "Robust Website Fingerprinting Through the Cache Occupancy Channel". In: USENIX Security Symposium. 2019.

Anatoly Shusterman, Ayush Agarwal, Sioli O'Connell, Daniel Genkin, Yossi Oren, and Yuval Yarom. "Prime+Probe 1, JavaScript 0: Overcoming Browser-based Side-Channel Defenses". In: USENIX Security Symposium. 2021.

Pepe Vila, Pierre Ganty, Marco Guarnieri, and Boris Köpf. "CacheQuery: learning replacement policies from hardware caches". In: *PLDI*. 2020.

Pepe Vila, Boris Köpf, and José F. Morales. "Theory and Practice of Finding Eviction Sets". In: *S&P*. 2019.

Yuval Yarom and Katrina Falkner. "Flush+Reload: a High Resolution, Low Noise, L3 Cache Side-Channel Attack". In: USENIX Security Symposium. 2014.

These slides have been designed using resources from Flaticon.com