Side-channel-free software, are we there yet?

Clémentine Maurice, CNRS, CRISTAL


June 5, 2025 — Séminaire laboratoire MIS, Amiens

• hardware usually modeled as an abstract layer behaving correctly


 hardware usually modeled as an abstract layer behaving correctly, but possible attacks

- hardware usually modeled as an abstract layer behaving correctly, but possible attacks
 - faults: bypassing software protections by causing hardware errors
 - side channels: observing side effects of hardware on computations


- hardware usually modeled as an abstract layer behaving correctly, but possible attacks
 - faults: bypassing software protections by causing hardware errors
 - side channels: observing side effects of hardware on computations



- hardware usually modeled as an abstract layer behaving correctly, but possible attacks
 - faults: bypassing software protections by causing hardware errors
 - side channels: observing side effects of hardware on computations



attack



- retrieving secret keys, keystroke timings
- bypassing OS security (ASLR)

Attacker model

Hardware-based attacks a.k.a physical attacks



Software-based attacks a.k.a micro-architectural attacks



VS






Physical access to hardware → embedded devices

Co-located or remote attacker \rightarrow complex systems

Micro-architectural side-channel attacks: Two faces of the same coin

Hardware







Implementation



Algorithm 1: Square-and-multiply exponentiation

Input: base b, exponent e, modulus n

Output: $b^e \mod n$

 $X \leftarrow 1$

for $i \leftarrow bitlen(e)$ downto 0 do

 $X \leftarrow \text{multiply}(X, X)$

if $e_i = 1$ then $X \leftarrow \text{multiply}(X, b)$

end

end

return X

Research questions

RQ1. Which hardware component is vulnerable?

RQ2. Which software implementation is vulnerable?

Outline

- Part 1 Small example: Flush+Reload on GnuPG v 1.4.13
- Part 2 Which hardware component is vulnerable?
- Part 3 Which software implementation is vulnerable?

Part 1 Small example:

Flush+Reload on GnuPG v 1.4.13


GnuPG 1.4.13 RSA square-and-multiply exponentiation

GnuPG version 1.4.13 (2013)

```
Algorithm 1: GnuPG 1.4.13 Square-and-multiply exponentiation
Input: base c, exponent d, modulus n
Output: c^d \mod n
X \leftarrow 1
for i \leftarrow bitlen(d) downto 0 do
    X \leftarrow \text{square}(X)
    X \leftarrow X \mod n
    if d_i = 1 then
        X \leftarrow \text{multiply}(X,c)
        X \leftarrow X \mod n
    end
end
return X
```


Attacking GnuPG 1.4.13 RSA exponentiation

 monitor the square and multiply functions with Flush+Reload to recover the bits of the secret exponent




Attacking GnuPG 1.4.13 RSA exponentiation

 monitor the square and multiply functions with Flush+Reload to recover the bits of the secret exponent




Summary of the attack




What just happened?

cache attack





exploits timing differences of memory accesses



attacker monitors lines accessed by the victim, not the content



Part 2 Which hardware component

is vulnerable?


RQ1: Which hardware component leaks information?

State of the art (more or less)

- 1. spend too much time reading Intel manuals
- 2. find weird behavior in corner cases
- 3. exploit it using a known vulnerability
- 4. publish
- 5. goto step 1



RQ1: Which hardware component leaks information?



State of the art at the end of my PhD (2015): only the cache and the branch predictor were explored

Cache attacks techniques

- two (main) techniques
 - 1. Flush+Reload (Gullasch et al., Osvik et al., Yarom et al.)
 - 2. Prime+Probe (Percival, Osvik et al., Liu et al.)
- exploitable on x86 and ARM
- used for both covert channels and side-channel attacks
- · many variants: Flush+Flush, Evict+Reload, Prime+Scope, Prime+Abort...


D. Gullasch, E. Bangerter, and S. Krenn. "Cache Games - Bringing Access-Based Cache Attacks on AES to Practice". In: S&P'11. 2011.

Y. Yarom and K. Falkner. "Flush+Reload: a High Resolution, Low Noise, L3 Cache Side-Channel Attack". In: USENIX Security Symposium. 2014.


D. A. Osvik, A. Shamir, and E. Tromer. "Cache Attacks and Countermeasures: the Case of AES". In: CT-RSA 2006. 2006.

C. Percival. "Cache missing for fun and profit". In: Proceedings of BSDCan. 2005.


F. Liu et al. "Last-Level Cache Side-Channel Attacks are Practical". In: S&P'15. 2015.



Step 1: Attacker maps shared library (shared memory, in cache)




Step 1: Attacker maps shared library (shared memory, in cache)




Step 1: Attacker maps shared library (shared memory, in cache)

Step 2: Attacker flushes the shared cache line



- Step 1: Attacker maps shared library (shared memory, in cache)
- Step 2: Attacker flushes the shared cache line
- Step 3: Victim loads the data



Step 1: Attacker maps shared library (shared memory, in cache)

Step 2: Attacker flushes the shared cache line

Step 3: Victim loads the data

Step 4: Attacker reloads the data

Flush+Reload in practice?

```
int probe(char *adrs) {
      volatile unsigned long time;
      asm __volatile__ (
          mfence
                              \n"
                              n''
          lfence
          rdtsc
                              n''
        " lfence
                              n''
          movl %%eax, %%esi
                              n''
10
          movl (%1), %%eax
                              n''
11
        " lfence
                              n''
12
        " rdtsc
                              n''
        " subl %%esi, %%eax
13
                              n''
14
        " clflush 0(%1)
                              n''
15
        : "=a" (time)
16
        : "c" (adrs)
17
        : "%esi", "%edx");
18
      return time < threshold;
19 }
```

Flush+Reload in practice?

```
int probe(char *adrs) {
     volatile unsigned long time;
 4
      asm __volatile__ (
 5
          mfence
                               \n"
 6
          lfence
                               n''
                                    clock
          rdtsc
                               \n"
          lfence
                               \n"
           movl %%eax, %%esi
                              \n"
10
           movl (%1), %%eax
                               \n"
                                    memory access
11
           lfence
                               \n"
                                    clock
12
          rdtsc
                               n''
13
          subl %%esi, %%eax
                              n''
                                    flush cache
14
       " clflush 0(%1)
                               \n"
15
        : "=a" (time)
16
        : "c" (adrs)
17
        : "%esi", "%edx");
18
     return time < threshold;
19 }
```

Flush+Reload: Applications

- cross-VM (memory-deduplication enabled) side channel attacks on cryptographic primitives:
 - · RSA: 96.7% of secret key bits in a single signature
 - · AES: full key recovery in 30000 dec. (a few seconds)
- attacks against pseudorandom number generators
- attacks against RSA key generation
- · revival of Bleichenbacher attacks on TLS

Y. Yarom and K. Falkner. "Flush+Reload: a High Resolution, Low Noise, L3 Cache Side-Channel Attack". In: USENIX Security Symposium. 2014.


B. Gülmezoglu et al. "A Faster and More Realistic Flush+Reload Attack on AES". In: COSADE. 2015.

S. Cohney et al. "Pseudorandom Black Swans: Cache Attacks on CTR_DRBG". In: S&P. 2020.

A. C. Aldaya et al. "Cache-Timing Attacks on RSA Key Generation". In: TCHES (2019).

E. Ronen et al. "The 9 Lives of Bleichenbacher's CAT: New Cache ATtacks on TLS Implementations". In: S&P. 2019.

RQ1 conclusion: We are more or less doomed on the hardware side



State of the art today: each component shared by two processes is a potential micro-architectural side-channel vector


Part 3 Which software implementation is vulnerable?

RQ2. Which software implementation is vulnerable?

State of the art (more or less)

- 1. spend too much time reading OpenSSL code
- 2. find vulnerability
- 3. exploit it manually using known side channel \rightarrow e.g. CPU cache
- 4. publish
- 5. goto step 1





Side-channel vulnerability

Any branch or memory access that depends on a secret



♀ Solution!

Side-channel vulnerability

Any branch or memory access that depends on a secret



Constant-time programming

No branch or memory access
depends on a secret!



Solution!

Side-channel vulnerability

Any branch or memory access that depends on a secret



Constant-time programming

No branch or memory access
depends on a secret!

That's easy, right?



That's easy, right?... right?

So many attacks...

LadderLeak: Breaking ECDSA With Less Than One Bit Of Nonce Leakage Akira Takahashi

Diego F. Aranha DIGIT. Aarhus University Denmark

dfaranha@eng.au.dk

Mehdi Tibouchi


NTT Corporation mehdi tibouchi br@hco.ntt.co.jp


Although it is one of the most popular signature schemes today, ECDSA presents a number of implementation pitfalls, in particular due to the very sensitive nature of the random value (known as the nonce) generated as part of the signing algorithm. It is known that any small amount of nonce exposure or nonce bias can in principle lead to a full key recovery: the key recovery is then a particular instance of Boneh and Venkatesan's hidden number problem (HNP). That observation has been practically exploited in many attacks in the literature, taking advantage of implementation defects or side-channel vulnerabilities in various concrete ECDSA implementations. However, most of the attacks so far have relied on at least 2

Felipe Rodrigues Novaes DIGIT. Aarhus University University of Campinas Denmark takahashi@cs.au.dk Brazil ra135663@students.ic.unicamp.br Yuval Yarom

University of Adelaide and Data61 Australia yval@cs.adelaide.edu.au

ephemeral random value called nonce, which is particularly sensitive: it is crucial to make sure that the nonces are kept in secret and sampled from the uniform distribution over a certain integer interval. It is easy to see that if the nonce is exposed or reused completely, then an attacker is able to extract the secret signing key by observing only a few signatures. By extending this simple observation, cryptanalysts have discovered stronger attacks that make it possible to recover the secret key even if short bit substrings of the nonces are leaked or biased. These extended attacks relate key recovery to the so-called hidden number problem (HNP) of Boneh and Venkatesan [15], and are part of a line of research initiated by Howgrave-Graham and Smart [36], who described a lattice-based





ABSTRACT

Protocols for password-based authenticated key exchange (PAKE) allow two users sharing only a short, low-entropy password to establish a secure session with a cryptographically strong key. The challenge in designing such protocols is that they must resist offline dictionary attacks in which an attacker exhaustively enumerates

KEYWORDS

SRP; PAKE; Flush+Reload; PDA; OpenSSL; micro-architectural attack

ACM Reference Format

ACM Reference Format: Daniel De Almeida Brasa, Pierre-Alain Fouque, and Mohamed Sabt. 2021.



Side-Channel Analysis of SM2: antations in ThE wild A Late-Stage Featurization Case Study Pierre-Alain Fouque

Nicola Tuveri Tampere University of Technology Tampere, Finland nicola.tuveri@tut.fi

Cesar Pereida García Tampere University of Technology Tampere, Finland Sohaib ul Hassan Tampere University of Technology Tampere, Finland sohaibulhassan@tut.fi

Billy Bob Brumley Tampere University of Technology Tampere, Finland Pierre-Alain Fouque pa.fouque@gmail.com Jniv Rennes, CNRS, IRISA Rennes. France


numerates


Mohamed Sabt mohamed.sabt@irisa.fr Univ Rennes, CNRS, IRISA Rennes, France


Daniel De Almeida Braga, Pierre-Alain Fouque, and Mohamed Sabt. 2021


KEYWORDS

gge (PAKE) SRP; PAKE; Flush+Reload; PDA; OpenSSL; micro-architectural atssword to tack g key. The sist offline ACM Reference Formst:











So many detection frameworks, yet so many attacks... Why?



Many tools published from 2017, 67% of tools are open source (23 over 34)


So many detection frameworks, yet so many attacks... Why?



Many tools published from 2017, 67% of tools are open source (23 over 34) Why are so many attacks still manually found?

Related Work

- do developers use CT tools? [S&P 2022]
 → most developers do not use them, or do not know about them
- how to improve the tool usability?
 [USENIX Sec 2024]
 → most developers find them really hard to use



J. Jancar et al. ""They're not that hard to mitigate": What Cryptographic Library Developers Think About Timing Attacks". In: S&P. 2022.

M. Fourné et al. ""These results must be false": A usability evaluation of constant-time analysis tools". In: USENIX Security Symposium. 2024.

Would the tools actually work to automatically find recent vulnerabilities?


Research questions

RQ1 How can we compare these tools?

RQ2 Could an existing one have detected these vulnerabilities?

RQ3 What features might be missing from existing tools?

Comparing recent vulnerabilities (2017-2022) with past vulnerabilities



The SAME vulnerabilities keep resurfacing. Why? (1/2)

New contexts:

- Key generation [AsiaCCS 2018]
- Key parsing and handling [USENIX Sec 2020, S&P 2019]
- Random number generation [S&P 2020]

(Mostly OpenSSL) Vulnerable code stays in the library and the CT flag is not correctly set

The SAME vulnerabilities keep resurfacing. Why? (2/2)

New libraries

- MbedTLS sliding window RSA implementation [DIMVA 2017]
- Bleichenbacher-like attacks in MbedTLS, s2n, or NSS [S&P 2019]


Vulnerability is found in OpenSSL but patches are not propagated to other libraries

Most vulnerabilities stem from code already known to be vulnerable

Side-channel vulnerability detection tools (1/2)

Ref	Year	Tool	Type	Methods	Scal.	Policy	Sound	Input	L	W	Е	В	Available
[85]	2010	ct-grind	Dynamic	Tainting	•	CT	0	Binary	/				_/
[15]	2013	Almeida et al.	Static	Deductive verification	0	CT	•	C source					
[55]	2013	CacheAudit	Static	Abstract interpretation	0	CO	•	Binary			/		✓
[22]	2014	VIRTUALCERT	Static	Type system	0	CT	•	C source			1		/
[70]	2015	Cache Templates	Dynamic	Statistical tests	0	CO	0	Binary	/				✓
[13]	2016	ct-verif	Static	Logical verification	•	CT	•	LLVM					/
[107]	2016	FlowTracker	Static	Type system	•	CT	•	LLVM	/				✓
[56]	2017	CacheAudit2	Static	Abstract interpretation	0	CT	•	Binary			/		
[28]	2017	Blazy et al.	Static	Abstract interpretation	•	CT	•	C source					
[17]	2017	Blazer	Static	Decomposition	•	CR	•	Java		/			
[48]	2017	Themis	Static	Logical verification	•	CR	•	Java	/	✓			
[127]	2017	CacheD	Dynamic	DSE	•	CO	0	Binary	/	/			
[136]	2017	STACCO	Dynamic	Trace diff	•	CR	0	Binary	/				✓
[106]	2017	dudect	Dynamic	Statistical tests	•	CC	0	Binary					✓
[117]	2018	CANAL	Static	SE	0	CO	•	LLVM		✓			1
[47]	2018	CacheFix	Static	SE	•	CO	•	C	/	/			✓
[34]	2018	CoCo-Channel	Static	SE, tainting	•	CR	•	Java		✓			
[19]	2018	SideTrail	Static	Logical verification	0	CR	•	LLVM	/	/	/		1
[114]	2018	Shin et al.	Dynamic	Statistical tests	•	CO	0	Binary	/				
[132]	2018	DATA	Dynamic	Statistical tests	•	CT	0	Binary	/			1	✓
[133]	2018	MicroWalk	Dynamic	MIA	•	CT	0	Binary	/		✓		✓
[110]	2019	STAnalyzer	Static	Abstract interpretation	•	CT	•	С	/				1
[95]	2019	DifFuzz	Dynamic	Fuzzing	•	CR	0	Java		/			1
[126]	2019	CacheS	Static	Abstract interpretation, SE	•	CT	0	Binary	/	/			
[35]	2019	CaSym	Static	SE	•	CO	•	LLVM	/	✓			
[54]	2020	Pitchfork	Static	SE, tainting	•	CT	0	LLVM	1	1			1
[66]	2020	ABSynthe	Dynamic	Genetic algorithm, RNN	•	CR	0	C source	✓				✓
[72]	2020	ct-fuzz	Dynamic	Fuzzing	•	CT	0	Binary	/	1			✓
[51]	2020	BINSEC/REL	Static	SE	•	CT	•	Binary	/	1			/
[20]	2021	Abacus	Dynamic	DSE	•	CT	0	Binary	/		1		/
[74]	2022	CaType	Dynamic	Type system	0	CO	•	Binary	✓			✓	
[134]	2022	MicroWalk-CI	Dynamic	MIA	•	CT	0	Binary, JS	1		/		✓
[140]	2022	ENCIDER	Static	SE	•	CT	•	LLVM	/	1			✓
[141]	2023	CacheQL	Dynamic	MIA, NN	•	CT	0	Binary	1		1	1	√ †

Side-channel vulnerability detection tools (2/2)



Side-note: Why you want to detect vulnerabilities at the binary level (1/4)

- the compiler is not your friend, it just wants to make stuff fast
- recent example: Kyber implementation, CVE-2024-37880, June 03, 2024

Side-note: Why you want to detect vulnerabilities at the binary level (2/4)

Expanding a string into an array of integers, the wrong way

```
void expand_insecure(int16_t r[256], uint8_t *msg){
   for(i=0; i<16; i++) { // outer loop: every byte of msg
       for(j=0; j<8; j++) { // inner loop: every bit in byte
          if ((msg[i] >> j) & 0x1) // branch on j-th msg bit
              r[8*i+i] = CONSTANT:
          else
              r[8*i+i] = 0:
```

Side-note: Why you want to detect vulnerabilities at the binary level (3/4)

Expanding a string into an array of integers, the right way

Side-note: Why you want to detect vulnerabilities at the binary level (4/4)

Now, what does the compiler do with your code?

```
expand insecure:
                   // x86 assembly
              eax, eax
.outer:
      xor
              ecx, ecx
inner
              r8d, byte ptr [rsi + rax]
       movzx
              edx. edx
       xor
              r8d, ecx // LSB test on (m[i] >> j)
      jae
               .skip
                         // unsafe branch
              edx, 1665 // load of CONSTANT (may be skipped)
.skip:
              word ptr [rdi + 2*rcx], dx
      mov
       inc
              rcx
              rcx. 8
      CMD
              .inner
                         // safe branch: inner loop
       ine
       inc
              rax
              rdi. 16
       add
              rax. 32
      cmp
       ine
               .outer
                         // safe branch: outer loop
       ret
```

Side-note: Why you want to detect vulnerabilities at the binary level (4/4)

Now, what does the compiler do with your code?

```
expand insecure:
                   // x86 assembly
               eax, eax
.outer:
      xor
               ecx, ecx
inner
              r8d, byte ptr [rsi + rax]
       movzx
               edx. edx
       xor
               r8d, ecx // LSB test on (m[i] >> j)
      jae
               .skip
                         // unsafe branch
               edx, 1665 // load of CONSTANT (may be skipped)
.skip:
              word ptr [rdi + 2*rcx], dx
      mov
       inc
               rcx
               rcx. 8
       CMD
               .inner
                         // safe branch: inner loop
       ine
       inc
               rax
               rdi. 16
       add
               rax. 32
       cmp
       ine
               .outer
                         // safe branch: outer loop
       ret
```

```
expand_secure: // x86 assembly

[...]
.outer:

movzx r8d, byte ptr [rsi + rax]
xor edx, edx
bt r8d, ecx
jae .skip // still here :(
mov edx, 1665
.skip:
ret
```

Side-note: Why you want to detect vulnerabilities at the binary level (4/4)

Now, what does the compiler do with your code? Yes, it to optimizes it to

```
expand insecure:
                   // x86 assembly
               eax, eax
.outer:
      xor
               ecx, ecx
inner
              r8d, byte ptr [rsi + rax]
       movzx
               edx. edx
       xor
               r8d, ecx // LSB test on (m[i] >> j)
      jae
               .skip
                         // unsafe branch
               edx, 1665 // load of CONSTANT (may be skipped)
.skip:
              word ptr [rdi + 2*rcx], dx
      mov
       inc
               rcx
               rcx. 8
       CMD
               .inner
                         // safe branch: inner loop
       ine
       inc
               rax
               rdi. 16
       add
               rax. 32
       cmp
       ine
               .outer
                         // safe branch: outer loop
       ret
```

Benchmark: cryptographic operations

Unified benchmark representative of cryptographic operations:

- 5 tools: Binsec/Rel, Abacus, ctgrind, dudect, Microwalk-CI
- · 25 benchmarks from 3 libraries (OpenSSL, MbedTLS, BearSSL)
- · cryptographic primitives: symmetric, AEAD schemes, asymmetric

L. Daniel, S. Bardin, and T. Rezk. "Binsec/Rel: Efficient Relational Symbolic Execution for Constant-Time at Binary-Level". In: S&P. 2020.

Q. Bao et al. "Abacus: Precise Side-Channel Analysis". In: ICSE. 2021.

https://github.com/agl/ctgrind

O. Reparaz, J. Balasch, and I. Verbauwhede. "Dude, is my code constant time?" In: DATE. 2017.

J. Wichelmann et al. "Microwalk-CI: Practical Side-Channel Analysis for JavaScript Applications". In: CCS. 2022.

Benchmark results: cryptographic operations (selection)

	Binsec/Rel2	Abacus	ctgrind	Microwalk
	#V	#V	#V	#V
AES-CBC-bearssl (T)	36	36	36	36
AES-CBC-bearssl (BS)	0	0	0	0
AES-GCM-openssl (EVP)	0	0	70	8
RSA-bearssl (OAEP)	2 (🖺)	G	87	0
RSA-openssl (PKCS)	1 (🔀)	0	321	46
RSA-openssl (OAEP)	1 (🗷)	G *	546	61

- timeout limit (☒): 1 hour
- tools generally agree on symmetric crypto, but disagree on asymmetric crypto
- takeaway: support for vector instructions is essential

Benchmark: recent vulnerabilities

Replication of published vulnerabilities:

- 7 vulnerable functions from 3 publications
- both the function itself and its context are targeted
- · total: 11 additional benchmarks

Benchmark results: recent vulnerabilities (selection)

	Bins	ec/Rel2	Abacus		ctgrind		Microwalk	
	V	T(s)	V	T(s)	V	T(s)	V	T(s)
RSA valid. (MbedTLS)		\blacksquare		490.01	√	0.40	√	278.94
GCD				37.74		0.21	√	22.96
modular inversion				242.10	√	0.24	√	141.82
RSA keygen (OpenSSL)		0.17	G	8.66		6.36	√	842.02
GCD	√				√	0.19	√	3.61
modular inversion					√	0.21	√	5.96

- some vulnerabilities are missed because of implicit flows
- most tools do not support tainting internal secrets

A Systematic Evaluation of Automated Tools for Side-Channel Vulnerabilities Detection in Cryptographic Libraries

Mathéo Vergnolle

Université Paris-Saclay, CEA, List

Gif-sur-Yvettes, France

Gif-sur-Yvettes, France

Antoine Geimer Univ. Lille, CNRS, Inria Univ. Rennes, CNRS, IRISA Lille, France

Sébastien Bardin Université Paris-Saclay, CEA, List Frédéric Recoules Université Paris-Saclay, CEA, List Gif-sur-Yvettes, France

Lesly-Ann Daniel KU Leuven, imec-DistriNet Leuven, Belgium Clémentine Maurice Univ. Lille, CNRS, Inria Lille, France

Abstract

To protect cryptographic implementations from side-channel vulnerabilities, developers must adopt constant-time programming practices. As these can be error-prone, many side-channel detection tools have been proposed. Despite this, such vulnerabilities are still manually found in cryptographic libraries. While a recent paper by Jancar et al. shows that developers rarely perform side-channel detection, it is unclear if existing detection tools could have found these vulnerabilities in the first place.

To answer this question we surveyed the literature to build a classification of 34 side-channel detection frameworks. The classification we offer compares multiple criteria, including the methods used the scalability of the analysis or the threat model considered.

1 Introduction

Implementing cryptographic algorithms is an arduous task. Beyond functional correctness, the developers must also ensure that their code does not leak potentially secret information through side channels. Since Paul Kocher's seminal work [82], the research community has combed through software and hardware to find vectors allowing for side-channel attacks, from execution time to electromagnetic emissions. The unifying principle behind this class of attacks is that they do not exploit the algorithm specification but rather physical characteristics of its execution. Among the aforementioned attack vectors, the processor microarchitecture is of particular interest, as it is a shared resource between multiple programs. By observing the target execution through microarchitecture.

Perspectives & Conclusion

tl;dr

Side-channel free software, are we there yet?

Nope!

Beyond constant time

Other microarchitectural vulnerabilities:

- · transient execution, e.g., Spectre, LVI
- · data memory-dependent prefetchers, e.g., GoFetch
- · dynamic voltage and frequency scaling (DVFS), e.g., Hertzbleed
- ightarrow code that is "constant-time" (and considered secure until recently) can be vulnerable too!

Conclusions

• first paper by Kocher in 1996: almost 30 years of research in this area

Conclusions

- first paper by Kocher in 1996: almost 30 years of research in this area
- $\boldsymbol{\cdot}$ domain still in expansion: increasing number of papers published since 2015

Conclusions

- first paper by Kocher in 1996: almost 30 years of research in this area
- · domain still in expansion: increasing number of papers published since 2015
- · micro-architectural attacks require a:
 - \cdot low-level understanding of hardware o micro-architecture, reverse-engineering
 - low-level understanding of software \rightarrow program analysis, compilation, cryptography...
- \rightarrow work across all abstraction layers!

Thank you!

Contact

✓ clementine.maurice@inria.fr

Side-channel-free software, are we there yet?

Clémentine Maurice, CNRS, CRISTAL

June 5, 2025 — Séminaire laboratoire MIS, Amiens

Recommendations

#1 Support for vector instructions

#2 Support for indirect flows

#3 Support for internally generated secrets (e.g. key generation)

#4 Promote usage of a standardized benchmark

#5 Improve usability for static tools (e.g. core-dump initialization)

#6 Make libraries more static analysis friendly