Microarchitectural side channels: from hardware to software

Clémentine Maurice, CNRS, CRIStAL March 13, 2025—ARCHI 2025 hardware usually modeled as an abstract layer behaving correctly

• hardware usually modeled as an abstract layer behaving correctly, but possible attacks

- hardware usually modeled as an abstract layer behaving correctly, but possible attacks
 - faults: bypassing software protections by causing hardware errors
 - side channels: observing side effects of hardware on computations

- hardware usually modeled as an abstract layer behaving correctly, but possible attacks
 - faults: bypassing software protections by causing hardware errors
 - side channels: observing side effects of hardware on computations



- hardware usually modeled as an abstract layer behaving correctly, but possible attacks
 - faults: bypassing software protections by causing hardware errors
 - side channels: observing side effects of hardware on computations



attack



- retrieving secret keys, keystroke timings
- bypassing OS security (ASLR)

Hardware-based attacks a.k.a physical attacks



VS

Software-based attacks a.k.a micro-architectural attacks



Physical access to hardware \rightarrow embedded devices

Co-located or remote attacker \rightarrow complex systems

Hardware







Algorithm 1: Square-and-multiply exponentiation

Input: base b, exponent e, modulus n Output: $b^e \mod n$ $X \leftarrow 1$ for $i \leftarrow bitlen(e)$ downto 0 do $X \leftarrow multiply(X, X)$ if $e_i = 1$ then $X \leftarrow multiply(X, b)$ end end

return X

1. Which hardware component is vulnerable?

2. Which software implementation is vulnerable?

- Part 1 Small example: Flush+Reload on GnuPG v 1.4.13
- Part 2 Which hardware component is vulnerable?
- Part 3 Which software implementation is vulnerable?

Part 1 Small example: Flush+Reload on GnuPG v 1.4.13 GnuPG version 1.4.13 (2013)

```
Algorithm 1: GnuPG 1.4.13 Square-and-multiply exponentiation
Input: base c, exponent d, modulus n
Output: c^d \mod n
X \leftarrow 1
for i \leftarrow bitlen(d) downto 0 do
    X \leftarrow \text{square}(X)
    X \leftarrow X \mod n
    if d_i = 1 then
        X \leftarrow \text{multiply}(X, c)
        X \leftarrow X \mod n
    end
end
return X
```

Attacking GnuPG 1.4.13 RSA exponentiation

 monitor the square and multiply functions with Flush+Reload to recover the bits of the secret exponent



Y. Yarom and K. Falkner. "Flush+Reload: a High Resolution, Low Noise, L3 Cache Side-Channel Attack". In: USENIX Security Symposium. 2014.

Attacking GnuPG 1.4.13 RSA exponentiation

• monitor the square and multiply functions with Flush+Reload to recover the bits of the secret exponent



Y. Yarom and K. Falkner. "Flush+Reload: a High Resolution, Low Noise, L3 Cache Side-Channel Attack". In: USENIX Security Symposium. 2014.

Part 2 Which hardware component is vulnerable?

Cache side-channel attacks

Address	Tag	Index	Offset	
---------	-----	-------	--------	--

Cache



Cache

Data loaded in a specific set depending on its address



Cache

Data loaded in a specific set depending on its address Several ways per set



Cache

Data loaded in a specific set depending on its address

Several ways per set

Cache line loaded in a specific way depending on the replacement policy

 $\cdot\,$ cache attacks \rightarrow exploit timing differences of memory accesses

- $\cdot\,$ cache attacks \rightarrow exploit timing differences of memory accesses
- attacker monitors which lines are accessed, not the content

- $\cdot\,$ cache attacks \rightarrow exploit timing differences of memory accesses
- attacker monitors which lines are accessed, not the content
- covert channel: two processes communicating with each other
 - not allowed to do so, e.g., across VMs

- $\cdot\,$ cache attacks \rightarrow exploit timing differences of memory accesses
- $\cdot\,$ attacker monitors which lines are accessed, not the content
- covert channel: two processes communicating with each other
 - not allowed to do so, e.g., across VMs
- side-channel attack: one malicious process spies on benign processes
 - e.g., steals crypto keys, spies on keystrokes

How every timing attack works:

- learn timing of different corner cases
- later, we recognize these corner cases by timing only

How every timing attack works:

- learn timing of different corner cases
- later, we recognize these corner cases by timing only
- here, corner cases: hits and misses

- 1. build two cases: cache hits and cache misses
- 2. time each case many times (get rid of noise)

- 1. build two cases: cache hits and cache misses
- 2. time each case many times (get rid of noise)
- 3. we have a histogram!

- 1. build two cases: cache hits and cache misses
- 2. time each case many times (get rid of noise)
- 3. we have a histogram!
- 4. find a threshold to distinguish the two cases

Loop:

- 1. measure time
- 2. access variable (always cache hit)
- 3. measure time
- 4. update histogram with delta

Loop:

- 1. flush variable (clflush instruction)
- 2. measure time
- 3. access variable (always cache miss)
- 4. measure time
- 5. update histogram with delta





Finding the threshold

- $\cdot\,$ as high as possible \rightarrow most cache hits are below
- \cdot no cache miss below



cache hits cache misses

- very short timings
- rdtsc instruction: cycle-accurate timestamps

- very short timings
- rdtsc instruction: cycle-accurate timestamps

```
[...]
rdtsc
function()
rdtsc
[...]
```

• do you measure what you think you measure?
- do you measure what you think you measure?
- out-of-order execution

- · do you measure what you think you measure?
- \cdot out-of-order execution \rightarrow what is really executed

rdtsc	rdtsc	rdtsc		
function()	[]	rdtsc		
[]	rdtsc	<pre>function()</pre>		
rdtsc	function()	[]		

• use pseudo-serializing instruction rdtscp (recent CPUs)

- use pseudo-serializing instruction rdtscp (recent CPUs)
- and/or use serializing instructions like cpuid

- use pseudo-serializing instruction rdtscp (recent CPUs)
- and/or use serializing instructions like cpuid
- and/or use fences like mfence

- use pseudo-serializing instruction rdtscp (recent CPUs)
- and/or use serializing instructions like cpuid
- and/or use fences like mfence

Intel, How to Benchmark Code Execution Times on Intel IA-32 and IA-64 Instruction Set Architectures White Paper, December 2010.

Cache attacks techniques

- two (main) techniques
 - 1. Flush+Reload (Gullasch et al., Osvik et al., Yarom et al.)
 - 2. Prime+Probe (Percival, Osvik et al., Liu et al.)
- exploitable on x86 and ARM
- used for both covert channels and side-channel attacks
- many variants: Flush+Flush, Evict+Reload, Prime+Scope, Prime+Abort...

D. Gullasch, E. Bangerter, and S. Krenn. "Cache Games – Bringing Access-Based Cache Attacks on AES to Practice". In: S&P'11. 2011.

Y. Yarom and K. Falkner. "Flush+Reload: a High Resolution, Low Noise, L3 Cache Side-Channel Attack". In: USENIX Security Symposium. 2014.

D. A. Osvik, A. Shamir, and E. Tromer. "Cache Attacks and Countermeasures: the Case of AES". In: CT-RSA 2006. 2006.

C. Percival. "Cache missing for fun and profit". In: Proceedings of BSDCan. 2005.

F. Liu et al. "Last-Level Cache Side-Channel Attacks are Practical". In: S&P'15. 2015.

Spatial and temporal resolution

- spatial resolution: what can I monitor? A page? A set? A line?
 - $\rightarrow\,$ a spatial resolution of a 4KB page means that you cannot distinguish two memory accesses within a 4KB page
- temporal resolution: how often can I perform a monitoring operation?
 - $\rightarrow\,$ a temporal resolution of 1ms means that you cannot monitor more than one event every 1ms: if an event happens every 1 μ s, you can only capture 0.1% of events

Spatial and temporal resolution

- spatial resolution: what can I monitor? A page? A set? A line?
 - $\rightarrow\,$ a spatial resolution of a 4KB page means that you cannot distinguish two memory accesses within a 4KB page
- temporal resolution: how often can I perform a monitoring operation?
 - $\rightarrow\,$ a temporal resolution of 1ms means that you cannot monitor more than one event every 1ms: if an event happens every 1 μ s, you can only capture 0.1% of events

Both influence the type of attacks that you can perform: an attacker that can only monitor a 4KB page every minute obtains less information than an attacker that can monitor a cache line every 100ns.

V

ctim address space	Cad	che	Attack	ker address s	space

Step 1: Attacker maps shared library (shared memory, in cache)



Step 1: Attacker maps shared library (shared memory, in cache)



Step 1: Attacker maps shared library (shared memory, in cache)

Step 2: Attacker flushes the shared cache line



Step 1: Attacker maps shared library (shared memory, in cache)

Step 2: Attacker flushes the shared cache line

Step 3: Victim loads the data



Step 1: Attacker maps shared library (shared memory, in cache)

Step 2: Attacker flushes the shared cache line

Step 3: Victim loads the data

Step 4: Attacker reloads the data

Flush+Reload: Applications

- cross-VM (memory-deduplication enabled) side channel attacks on cryptographic primitives:
 - RSA: 96.7% of secret key bits in a single signature
 - AES: full key recovery in 30000 dec. (a few seconds)
- attacks against pseudorandom number generators
- attacks against RSA key generation
- revival of Bleichenbacher attacks on TLS

Y. Yarom and K. Falkner. "Flush+Reload: a High Resolution, Low Noise, L3 Cache Side-Channel Attack". In: USENIX Security Symposium. 2014.

B. Gülmezoglu et al. "A Faster and More Realistic Flush+Reload Attack on AES". In: COSADE. 2015.

S. Cohney et al. "Pseudorandom Black Swans: Cache Attacks on CTR_DRBG". In: S&P. 2020.

A. C. Aldaya et al. "Cache-Timing Attacks on RSA Key Generation". In: TCHES (2019).

E. Ronen et al. "The 9 Lives of Bleichenbacher's CAT: New Cache ATtacks on TLS Implementations". In: S&P. 2019.

Pros

high spatial resolution: 1 line high temporal resolution

Cons

restrictive

- needs clflush instruction (not available e.g., on ARM-v7)
- 2. needs shared memory

What if there is **no shared memory**?

What if there is no shared memory?

E.g., there is no memory deduplication and no accessible shared library











- inclusive LLC: superset of L1 and L2
- data evicted from the LLC is also evicted from L1 and L2



- inclusive LLC: superset of L1 and L2
- data evicted from the LLC is also evicted from L1 and L2
- a core can evict lines in the private L1 of another core

Victim address space

Cache

Attacker address space



Step 1: Attacker primes, *i.e.*, fills, the cache (no shared memory)



Step 1: Attacker **primes**, *i.e.*, fills, the cache (no shared memory)

Step 2: Victim evicts cache lines while running



Step 1: Attacker **primes**, *i.e.*, fills, the cache (no shared memory)

Step 2: Victim evicts cache lines while running



Step 1: Attacker **primes**, *i.e.*, fills, the cache (no shared memory)

Step 2: Victim evicts cache lines while running

Step 3: Attacker probes data to determine if set has been accessed



Step 1: Attacker **primes**, *i.e.*, fills, the cache (no shared memory)

Step 2: Victim evicts cache lines while running

Step 3: Attacker probes data to determine if set has been accessed

- cross-VM side channel attacks on crypto implementations:
 - El Gamal (sliding window): full key recovery in 12 min.
- tracking user behavior in the browser, in JavaScript
- \cdot covert channels between virtual machines in the cloud

F. Liu et al. "Last-Level Cache Side-Channel Attacks are Practical". In: S&P'15. 2015.

Y. Oren et al. "The Spy in the Sandbox: Practical Cache Attacks in JavaScript and their Implications". In: CCS'15. 2015.

C. Maurice et al. "Hello from the Other Side: SSH over Robust Cache Covert Channels in the Cloud". In: NDSS'17. 2017.

Pros

less restrictive

- 1. no need for clflush
- 2. no need for shared memory

Cons

- lower spatial resolution: 1 set
- lower temporal resolution: probe n addresses to evict 1 line
- \cdot prone to noise

We need to evict caches lines without **clflush** or shared memory:

- 1. which addresses do we access to have congruent cache lines?
- 2. without any privilege?
- 3. and in which order do we access them?

P. Vila, B. Köpf, and J. F. Morales. "Theory and Practice of Finding Eviction Sets". In: S&P. 2019.

C. Maurice et al. "Reverse Engineering Intel Complex Addressing Using Performance Counters". In: RAID'15. 2015.

P. Vila et al. "CacheQuery: learning replacement policies from hardware caches". In: PLDI. 2020.

We need to evict caches lines without **clflush** or shared memory:

- 1. which addresses do we access to have congruent cache lines?
- 2. without any privilege?
- 3. and in which order do we access them?

We need:

- 1. an eviction set: addresses in the same set and same slice (issues #1 and #2)
- 2. an eviction strategy: the order in which we access the eviction set (issue #3)

P. Vila, B. Köpf, and J. F. Morales. "Theory and Practice of Finding Eviction Sets". In: S&P. 2019.

C. Maurice et al. "Reverse Engineering Intel Complex Addressing Using Performance Counters". In: RAID'15. 2015.

P. Vila et al. "CacheQuery: learning replacement policies from hardware caches". In: PLDI. 2020.

Port contention side-channel attacks

Background: Hyper-threading



Simultaneous computation technology of Intel.

- physical cores are shared between logical cores
- \cdot abstraction at the OS level
Background: Hyper-threading



Simultaneous computation technology of Intel.

- physical cores are shared between logical cores
- abstraction at the OS level
- → hardware resources are shared between logical cores

- instructions are decomposed in uops to optimize Out-of-Order execution
- uops are dispatched to specialized execution units through CPU ports
- deterministic decomposition of instructions into uops



Port contention

No contention



All attacker instructions are executed in a row

 \rightarrow fast execution time

A. C. Aldaya et al. "Port Contention for Fun and Profit". In: S&P. 2019.

Port contention

No contention



Contention



All attacker instructions are executed in a row

 \rightarrow fast execution time

Victim instructions delay the attacker instructions \rightarrow slow execution time

A. C. Aldaya et al. "Port Contention for Fun and Profit". In: S&P. 2019.









Port contention side-channel attack



- end-to-end attack on a TLS server (OpenSSL 1.1.0h): recovers a P-384 ECDSA private key
 - \rightarrow secret dependent on double-and-add operations of ec_wNAF_mul point multiplication
- SMoTherSpectre, a speculative code-reuse attack

A. C. Aldaya et al. "Port Contention for Fun and Profit". In: S&P. 2019.

A. Bhattacharyya et al. "SMoTherSpectre: Exploiting Speculative Execution through Port Contention". In: CCS. 2019.

Port contention: Pros and cons

Pros

- very high spatial resolution: 1 instruction!
- high temporal resolution
- more resistant to noise if processes do not share a physical core
- no offline phase of creating an eviction set

Cons

- restrictive: requires SMT enabled + co-location on the same physical core
- mapping from instructions to port can change from one generation to another

Conclusion: We are more or less doomed on the hardware side



State of the art today: each component shared by two processes is a potential micro-architectural side-channel vector Part 3 Which software implementation is vulnerable?



Side-channel vulnerability

Any branch or memory access that depends on a secret



Solution!

Side-channel vulnerability

Any branch or memory access that depends on a secret



Constant-time programming No branch or memory access depends on a secret!



♀ Solution!

Side-channel vulnerability

Any branch or memory access that depends on a secret



Constant-time programming No branch or memory access depends on a secret!

That's easy, right?



♀ Solution!

Side-channel vulnerability

Any branch or memory access that depends on a secret



Constant-time programming No branch or memory access depends on a secret!

That's easy, right?... right?

LadderLeak: Breaking ECDSA With Less Than One Bit Of Nonce Leakage

Diego F. Aranha DIGIT. Aarhus University Denmark dfaranha@eng.au.dk Mehdi Tibouchi

Felipe Rodrigues Novaes University of Campinas Brazil ra135663@students.ic.unicamp.br

Akira Takahashi DIGIT. Aarhus University Denmark takahashi@cs.au.dk

Yuval Yarom University of Adelaide and Data61 Australia yval@cs.adelaide.edu.au

ephemeral random value called nonce, which is particularly sensitive: it is crucial to make sure that the nonces are kept in secret and sampled from the uniform distribution over a certain integer interval. It is easy to see that if the nonce is exposed or reused completely, then an attacker is able to extract the secret signing key by observing only a few signatures. By extending this simple observation, cryptanalysts have discovered stronger attacks that make it possible to recover the secret key even if short bit substrings of the nonces are leaked or biased. These extended attacks relate key recovery to the so-called hidden number problem (HNP) of Boneh and Venkatesan [15], and are part of a line of research initiated by Howgrave-Graham and Smart [36], who described a lattice-based

Although it is one of the most popular signature schemes today, ECDSA presents a number of implementation pitfalls, in particular due to the very sensitive nature of the random value (known as the nonce) generated as part of the signing algorithm. It is known that any small amount of nonce exposure or nonce bias can in principle lead to a full key recovery: the key recovery is then a particular instance of Boneh and Venkatesan's hidden number problem (HNP). That observation has been practically exploited in many attacks in the literature, taking advantage of implementation defects or side-channel vulnerabilities in various concrete ECDSA implementations. However, most of the attacks so far have relied on at least 2

NTT Corporation

Iapan mehdi.tibouchi.br@hco.ntt.co.jp





PARASITE: PAssword Recovery Attack against Srp Implementations in ThE wild

Daniel De Almeida Braga daniel.de-almeida-braga@irisa.fr Univ Rennes CNRS IRISA Rennes, France

Pierre-Alain Fouque pa.fouque@gmail.com Univ Rennes CNRS IRISA Rennes, France

Mohamed Saht mohamed.sabt@irisa.fr Univ Rennes CNRS IRISA Rennes, France

ABSTRACT

exponentiation in RSA [6]

Protocols for password-based authenticated key exchange (PAKE) allow two users sharing only a short, low-entropy password to establish a secure session with a cryptographically strong key. The challenge in designing such protocols is that they must resist offline dictionary attacks in which an attacker exhaustively enumerates

KEYWORDS

SRP: PAKE: Flush+Reload: PDA: OpenSSL: micro-architectural attack

ACM Reference Format

Daniel De Almeida Braga, Pierre-Alain Fouque, and Mohamed Sabt. 2021



PARASITE: PAssword Recovery Attack against Srp entations in ThE wild

Side-Channel Analysis of SM2: A Late-Stage Featurization Case Study

Nicola Tuveri Tampere University of Technology Tampere, Finland nicola.tuveri@tut.fi

Cesar Pereida García Tampere University of Technology Tampere, Finland

Sohaih ul Hassan Tampere University of Technology Tampere, Finland sohaibulhassan@tut.fi

Billy Bob Brumley Tampere University of Technology Tampere, Finland

Pierre-Alain Fouque pa.fouque@gmail.com Iniv Rennes CNRS IRISA Rennes, France

Mohamed Saht mohamed.sabt@irisa.fr Univ Rennes CNRS IRISA Rennes, France

KEYWORDS

ore (PAKE) SRP: PAKE: Flush+Reload: PDA: OpenSSL: micro-architectural attack

ssword to g key. The sist offline numerates

ACM Reference Format

Daniel De Almeida Braga, Pierre-Alain Fouque, and Mohamed Sabt. 2021





LadderLeak: Breaking ECDSA + CVE-2005-0109. CVE-2013-4242. CVE-2014-0076. CVE-2016-0702. CVE-2016-2178. CVE-2016-7440. CVE-2016-7439. CVE-2016-7438. CVE-2018-0495. 🛎 CVE-2018-0737. CVE-2018-10846. CVE-2019-9495. encry Montge Bed, bra CVE-2019-13627. CVE-2019-13628. CVE-2019-13629. ments a c Libgeryp CVE-2020-16150, CVE-2020-36421, CVE-2023-5388, CVE-2023-6135. CVE-2024-37880 ...

Abstract

oftware libraries, we investigate

bey parse these keys, and what

e uncover a combination of

v extreme cases inducing

arithmetic stacks deep

vs that otherwise seem

e vulnerabilities, we de-

very attacks utilizing signals

ssword to g key. The

sist offline

numerates

cularly sensitept in secret ertain integer sed or reused ming key

> ARTIFACT EVALUATED

Usenix

PASSED

Shaanan Cohney1, Au

of their al

In this we

const

Abstract-Modern cryptography requires the ability 10 50. despite curst) Braerate pseudorgadum numbers. However, decente decisites of work on addectanand attacks, there is little discussion Pplication to pseudorandom number accerators (PELIS) of we set out to address this gap, empirically evaluation set out to address this gap, empirically evaluation resistance of common PRG implementations. te side enamel restance of common PKG i unitementationer. We find that bard-learned lesions about side channel teshape We find that hard-learned tening about also channel technics at an from oncerption primatives have not been applied to PRCs, and and applied to prevent and the second s orrynnen prennres hare not been applied to PRiss et all Californetian At the deden level, the NIST recommended levels of abstraction. At the design level, the First-recommended CTR_DRMG design does not have forward security if an attacker CR. 2006 design does not have forward security if an attacked is able to compromise the state via a tide-channel attack. At the Vie to compromise the state via a side-channel attack. At the tree level, nonstar implementations of CTR.DRBG such ver, popular implementations of CTR_DRBG such response and the the such and the the such as a section of the such as the such

The simplest theoretical PRG construction is an algorithm The support theoretical TRU construction is an origination that optimity a smaller used into a longer output sequence that expands a smaller used into a longer output sequence that is companionally indivineguidable from a rue sequence une to companyonanty transmigutation from a true requeree of random bits. However, the practical security demands for or tanana tan, nuwerer, un preusa secury acaunas ur radiom number generalion are somewhat more complex, in namon munor generation are someria more comprete in real systems, these presidentifion number generated commen-tions are also work interaction to a system to any too real systems, these personanamin turner's generator construc-tions are often multi-stage algorithms that collect input from uses are onen mun-sange angenami ma cuerer inper trom environmental entropy sources er bardware into an "entropy of the second second second second second second second environmental entropy sources or hardware into an "entropy pol". The pool is then used to send a PRG that generates pool". The pool is then used to seed a PGG that generates cryptographically secure unput. Real world PRGs must data eryporganganany secure output, new word rivers man and meet additional security guarantees, including recovery from why anaces annung signals solution (EM) emanations, to granular state compromise. Billy Bob Brumley

Tampere University of Technology Tampere, Finland

de la Habana (CUIAE), Habana, Cuba rerr, taroslay; gridin, billy; brumley [@ tuni, fi ormat in which private keys are per-Analysis (SCA) security. Survey.

the multitude of standardired cryptographic key formats to the manufactor of Manufacture of Sprographics and Social S cheese from when personny keys: which one so ensure and does the choice matter? Surprisingly, it does - we demons anes me enore maner: surprisingty, a anessan to torinor. Male different kay formats trigger different behavior without states unterem sey torman trigger unterem tormarias much autroane to name. Parmaning an incomposition of the corresponding cryptographic primitive. ever annunene no no contesponang er programme prantive. (i) A the specification level, alongside required parameters. to At the spectra and test, anguage requires parameters, standardized key formats often contain optional parameters: standarmized key romans men consan vysosom visosom visososo dose including or excluding optional parameters impact sec above normanice or excitating optional norman-energy inpart in-currity > Surprisingly, it does. We doministrate that omitting contry: comparingly, a coce, we accounting una containing optional parameters can cause extremely different execution options. flows deep within a software library, and also that

tan nows deep within a software library, and tan verminaly mathematically library, and ACM Reference Formatically library, and Daniel De Almeida Braga, Pierre-Alail/Col at a.

const

STel Aviv

6 Universit

non to pseutoraneous number generators v set out to address this gap, empirically evaluation

seryption primitives have not been applied to PRUss at all abstraction. At the design level, the NIST-recommended

We find that hard-learned tenms about side channel technics, and from exception primitive bare not here applied to PROS. and

PRG implementations.

side channel leakage

-Modern cryptography

curety generate pseudorandom nul-decodes of work on side-channel attacks, i

of their

LadderLeak: Breaking ECDSA + CVE-2005-0109. CVE-2013-4242. CVE-2014-0076. CVE-2016-0702, CVE-2016-2178, CVE-2016-7440, CVE-2016-7439. CVE-2016-7438. CVE-2018-0495. CVE-2018-0737, CVE-2018-10846, CVE-2019-9495, encry Montge Bed, bra CVE-2019-13627, CVE-2019-13628, CVE-2019-13629, ments a c Libgeryp CVE-2020-16150, CVE-2020-36421, CVE-2023-5388, CVE-2023-6135. CVE-2024-37880 ... - Let AVIV University. AUniversity of California, San Diego, norma, sun Diego, and COSIC (KU Leuven), et ut (AU Leuven), er St. yval@cs.adelaide.edu.au Shaanan Cohney', 25

cularly sensiept in secret ertain integer sed or reused ming key

> ARTIFACT EVALUATED

Usenix PASSED

de la Habana (CUJAE), Habana, Cuba reaction is an also with sequence Abstract

teat systems, mean , tions are often multi-stage are onus are onen man-mage are environmental entropy sources or haropoor, the poor is then used to seed a Petr the cryptographically secure output, Real world PRGs more any real systems, the ctypogragmenty secure output, weat words recovery from meet additional security guarantees, including recovery from vs that otherwise seem e vulnerabilities, we devery attacks utilizing signals weije (EM) emanations, to granular levels of abstraction. At the design level, the fifth recommended CTR_DRMG design does not have forward security if an attacker CR. 30006 design does not have forward security if an attacked is able to compromise the state via a tide-channel attack. At the Vie to compromise the state via a side-channel attack. At the tree level, nonstar implementations of CTR.DRBG such state compromise. ver, popular implementations of CTR_DRBG such response and the the such and the the such as a section of the such as the such Billy Bob Brumley ssword to

Tampere University of Technology Tampere, Finland

-me cases inducing arithmetic stacks deep g key. The sist offline

numerates

e multitude of standardized cryptographic key formats to e muhanake or standarditeco (szprografino, Asy juvinasi ju ose from when persisting knys, which are to choose, and oose from when persuing keys: which one to choose and s the choice matter? Supprisingly, it does—we demon a ne enner maner, su prangay, n unes a ucasan e ucasan e different key formats trigger different behavior within e outreven key rounnee urges outveren ternavne wronn väre libraries, permeating all the way down to the low

evel arithmetic for the corresponding cryptographic primitive. ever annunene no no contesponang er programme prantive. (i) A the specification level, alongside required parameters. un en tae spectra anna reve, annassae requeres parametes, standardized key formats often contain optional parameters: standarmized key romans men consan vysosom visosom visososo dose including or excluding optional parameters impact sec does aurinance or extending product furnaments in product and a carriers Supprisingly, it does. We demonstrate that omitting errory - Surpranagy, a does, we demonstrate to a consume of the strategy of the state of the sta fows deep within a software library, and also that

taun separate vithin a software library, and ACM Reference Formativally intervitiant of the sector of the Daniel De Almeida Braga, Pierre-Alaffrical gran.

So many detection frameworks, yet so many attacks... Why?



Many tools published from 2017, 67% of tools are open source (23 over 34)

So many detection frameworks, yet so many attacks... Why?



Many tools published from 2017, 67% of tools are open source (23 over 34) Why are so many attacks still manually found?

- do developers use CT tools? [S&P 2022] \rightarrow most developers do not use them, or do not know about them
- how to improve the tool usability?
 [USENIX Sec 2024]
 → most developers find them really hard to use



J. Jancar et al. ""They're not that hard to mitigate": What Cryptographic Library Developers Think About Timing Attacks". In: S&P. 2022. M. Fourné et al. ""These results must be false": A usability evaluation of constant-time analysis tools". In: USENIX Security Symposium. 2024.

Would the tools actually work to automatically find recent vulnerabilities?

Comparing recent vulnerabilities (2017-2022) with past vulnerabilities



New contexts:

- Key generation
- Key parsing and handling
- Random number generation

(Mostly OpenSSL) Vulnerable code stays in the library and the CT flag is not correctly set

A. C. Aldaya et al. "Cache-Timing Attacks on RSA Key Generation". In: TCHES (2019)

C. P. García et al. "Certified Side Channels". In: USENIX Security Symposium. 2020

S. Cohney et al. "Pseudorandom Black Swans: Cache Attacks on CTR_DRBG". In: S&P. 2020

New libraries

- MbedTLS sliding window RSA implementation
- Bleichenbacher-like attacks in MbedTLS, s2n, or NSS

Vulnerability is found in OpenSSL but patches are not propagated to other libraries

E. Ronen et al. "The 9 Lives of Bleichenbacher's CAT: New Cache ATtacks on TLS Implementations". In: S&P. 2019

M. Schwarz et al. "Malware Guard Extension: Using SGX to Conceal Cache Attacks". In: DIMVA. 2017

Most vulnerabilities stem from code already known to be vulnerable

Side-channel vulnerability detection tools (1/2)

Ref	Year	Tool	Туре	Methods	Scal.	Policy	Sound	Input	L	W	Е	В	Available
[85]	2010	ct-grind	Dynamic	Tainting	٠	СТ	0	Binary	\checkmark				~
[15]	2013	Almeida et al.	Static	Deductive verification	0	CT	•	C source					
[55]	2013	CacheAudit	Static	Abstract interpretation	0	CO	0	Binary			\checkmark		1
[22]	2014	VIRTUALCERT	Static	Type system	0	СТ	٠	C source			\checkmark		1
[70]	2015	Cache Templates	Dynamic	Statistical tests	0	CO	0	Binary	\checkmark				1
[13]	2016	ct-verif	Static	Logical verification	•	СТ	•	LLVM					1
[107]	2016	Flow/Tracker	Static	Type system	•	СТ	٠	LLVM	\checkmark				1
[56]	2017	CacheAudit2	Static	Abstract interpretation	0	CT	•	Binary			\checkmark		
[28]	2017	Blazy et al.	Static	Abstract interpretation	0	CT	٠	C source					
[17]	2017	Blazer	Static	Decomposition	0	CR	•	Java		\checkmark			
[48]	2017	Themis	Static	Logical verification	•	CR	٠	Java	\checkmark	\checkmark			
[127]	2017	CacheD	Dynamic	DSE	•	CO	0	Binary	\checkmark	\checkmark			
[136]	2017	STACCO	Dynamic	Trace diff	•	CR	0	Binary	\checkmark				~
[106]	2017	dudect	Dynamic	Statistical tests	•	CC	0	Binary					1
[117]	2018	CANAL	Static	SE	0	CO	0	LLVM		\checkmark			~
[47]	2018	CacheFix	Static	SE	•	CO	0	С	\checkmark	\checkmark			1
[34]	2018	CoCo-Channel	Static	SE, tainting	٠	CR	0	Java		\checkmark			
[19]	2018	SideTrail	Static	Logical verification	0	CR	•	LLVM	\checkmark	\checkmark	\checkmark		~
[114]	2018	Shin et al.	Dynamic	Statistical tests	•	CO	0	Binary	\checkmark				
[132]	2018	DATA	Dynamic	Statistical tests	•	СТ	0	Binary	\checkmark			\checkmark	1
[133]	2018	MicroWalk	Dynamic	MIA	٠	СТ	0	Binary	\checkmark		\checkmark		~
[110]	2019	STAnalyzer	Static	Abstract interpretation	•	СТ	•	С	\checkmark				~
[95]	2019	Diffuzz	Dynamic	Fuzzing	•	CR	0	Java		\checkmark			~
[126]	2019	CacheS	Static	Abstract interpretation, SE	•	СТ	0	Binary	\checkmark	\checkmark			
[35]	2019	CaSym	Static	SE	0	CO	•	LLVM	\checkmark	\checkmark			
[54]	2020	Pitchfork	Static	SE, tainting	•	СТ	0	LLVM	\checkmark	~			1
[66]	2020	ABSynthe	Dynamic	Genetic algorithm, RNN	•	CR	0	C source	\checkmark				~
[72]	2020	ct-fuzz	Dynamic	Fuzzing	0	СТ	0	Binary	\checkmark	\checkmark			1
[51]	2020	BINSEC/REL	Static	SE	٠	СТ	0	Binary	\checkmark	\checkmark			~
[20]	2021	Abacus	Dynamic	DSE	•	СТ	0	Binary	\checkmark		\checkmark		1
[74]	2022	CaType	Dynamic	Type system	0	CO	•	Binary	\checkmark			\checkmark	
[134]	2022	MicroWalk-CI	Dynamic	MIA	•	СТ	0	Binary, JS	\checkmark		\checkmark		\checkmark
[140]	2022	ENCIDER	Static	SE	•	CT	0	LLVM	\checkmark	~			1
[141]	2023	CacheQL	Dynamic	MIA, NN	•	СТ	0	Binary	\checkmark		\checkmark	\checkmark	$\sqrt{1}$

49



- the compiler is not your friend, it just wants to make stuff fast
- recent example: Kyber implementation, CVE-2024-37880, June 03, 2024

https://pqshield.com/pqshield-plugs-timing-leaks-in-kyber-ml-kem-to-improve-pqc-implementation-maturity/

Expanding a string into an array of integer, the wrong way

https://pqshield.com/pqshield-plugs-timing-leaks-in-kyber-ml-kem-to-improve-pqc-implementation-maturity/

Expanding a string into an array of integer, the right way

```
void expand_secure(int16_t r[256], uint8_t *msg){
    for(i=0;i<16;i++) {
        for(j=0;j<8;j++) {
            mask = -(int16_t)((msg[i] >> j) & 0x1);
            r[8*i+j] = mask & CONSTANT; // no branch
        }
    }
}
```

https://pqshield.com/pqshield-plugs-timing-leaks-in-kyber-ml-kem-to-improve-pqc-implementation-maturity/
Now, what does the compiler do with your code?

```
expand insecure:
                   // x86 assembly
       xor
              eax. eax
.outer:
      xor
              ecx, ecx
inner
              r8d, byte ptr [rsi + rax]
       movzx
              edx. edx
       xor
       bt
              r8d, ecx // LSB test on (m[i] \gg j)
      iae
               .skip
                         // unsafe branch
              edx, 1665 // load of CONSTANT (may be skipped)
       mov
.skip:
              word ptr [rdi + 2*rcx]. dx
      mov
       inc
              rcx
              rcx. 8
      CMD
              .inner
                         // safe branch: inner loop
       ine
       inc
              rax
              rdi. 16
       add
              rax. 32
      cmp
       ine
               .outer
                         // safe branch: outer loop
       ret
```

https://pqshield.com/pqshield-plugs-timing-leaks-in-kyber-ml-kem-to-improve-pqc-implementation-maturity/

Now, what does the compiler do with your code?

```
expand insecure:
                   // x86 assembly
       xor
               eax, eax
.outer:
      xor
               ecx, ecx
inner
              r8d, byte ptr [rsi + rax]
       movzx
               edx. edx
       xor
       bt
               r8d, ecx // LSB test on (m[i] \gg j)
      iae
               .skip
                         // unsafe branch
               edx, 1665 // load of CONSTANT (may be skipped)
       mov
.skip:
              word ptr [rdi + 2*rcx], dx
      mov
       inc
               rcx
               rcx. 8
       CMD
               .inner
                         // safe branch: inner loop
       ine
       inc
               rax
               rdi. 16
       add
               rax. 32
       cmp
       ine
               .outer
                         // safe branch: outer loop
       ret
```

```
expand secure: // x86 assembly
.outer:
.inner:
               r8d, byte ptr [rsi + rax]
       movzx
               edx. edx
       xor
               r8d, ecx
       ht.
               .skip
                          // still here :(
       iae
               edx, 1665
       mov
.skip:
       ret
```

https://pqshield.com/pqshield-plugs-timing-leaks-in-kyber-ml-kem-to-improve-pqc-implementation-maturity/

Now, what does the compiler do with your code? Yes, it $rac{1}{2}$ optimizes it $rac{1}{2}$

```
expand insecure:
                   // x86 assembly
       xor
               eax, eax
.outer:
      xor
               ecx, ecx
inner
              r8d, byte ptr [rsi + rax]
       movzx
               edx. edx
       xor
       bt
               r8d, ecx // LSB test on (m[i] \gg j)
      iae
               .skip
                         // unsafe branch
               edx, 1665 // load of CONSTANT (may be skipped)
       mov
.skip:
              word ptr [rdi + 2*rcx], dx
      mov
       inc
               rcx
               rcx. 8
       CMD
               .inner
                         // safe branch: inner loop
       ine
       inc
               rax
               rdi. 16
       add
               rax. 32
       cmp
       ine
               .outer
                         // safe branch: outer loop
       ret
```

```
expand secure: // x86 assembly
.outer:
.inner:
               r8d, byte ptr [rsi + rax]
       movzx
               edx. edx
       xor
               r8d, ecx
       ht.
               .skip
                          // still here :(
       iae
               edx, 1665
       mov
.skip:
       ret
```

https://pqshield.com/pqshield-plugs-timing-leaks-in-kyber-ml-kem-to-improve-pqc-implementation-maturity/

Unified benchmark representative of cryptographic operations:

- 5 tools: Binsec/Rel, Abacus, ctgrind, dudect, Microwalk-CI
- 25 benchmarks from 3 libraries (OpenSSL, MbedTLS, BearSSL)
- cryptographic primitives: symmetric, AEAD schemes, asymmetric

L. Daniel, S. Bardin, and T. Rezk. "Binsec/Rel: Efficient Relational Symbolic Execution for Constant-Time at Binary-Level". In: S&P. 2020.

Q. Bao et al. "Abacus: Precise Side-Channel Analysis". In: ICSE. 2021.

https://github.com/agl/ctgrind

O. Reparaz, J. Balasch, and I. Verbauwhede. "Dude, is my code constant time?" In: DATE. 2017.

J. Wichelmann et al. "Microwalk-CI: Practical Side-Channel Analysis for JavaScript Applications". In: CCS. 2022.

Benchmark results: cryptographic operations (selection)

	Binsec/Rel2	Abacus	ctgrind	Microwalk
	#V	#V	#V	#V
AES-CBC-bearssl (T)	36	36	36	36
AES-CBC-bearssl (BS)	0	0	0	0
AES-GCM-openssl (EVP)	0	0	70	8
RSA-bearssl (OAEP)	2 🛣	đ	87	0
RSA-openssl (PKCS)	1 🖾	0	321	46
RSA-openssl (OAEP)	1 🖾	đ	546	61

- timeout limit (¥): 1 hour
- tools generally agree on symmetric crypto, but disagree on asymmetric crypto
- takeaway: support for vector instructions is essential

Replication of published vulnerabilities:

- 7 vulnerable functions from 3 publications
- both the function itself and its context are targeted
- total: 11 additional benchmarks

Benchmark results: recent vulnerabilities (selection)

	Binsec/Rel2		Abacus		ctgrind		Microwalk	
	V	T(s)	V	T(s)	V	T(s)	V	T(s)
RSA valid. (MbedTLS)		X		490.01	\checkmark	0.40	\checkmark	278.94
GCD		X		37.74		0.21	\checkmark	22.96
modular inversion		X		242.10	\checkmark	0.24	\checkmark	141.82
RSA keygen (OpenSSL)		0.17	Ø	8.66		6.36	\checkmark	842.02
GCD	\checkmark	X		X	\checkmark	0.19	\checkmark	3.61
modular inversion		X		X	\checkmark	0.21	\checkmark	5.96

- some vulnerabilities are missed because of implicit flows
- most tools do not support tainting internal secrets

More details in our CCS 2023 paper!

A Systematic Evaluation of Automated Tools for Side-Channel Vulnerabilities Detection in Cryptographic Libraries

Antoine Geimer Univ. Lille, CNRS, Inria Univ. Rennes, CNRS, IRISA Lille, France

Lesly-Ann Daniel KU Leuven, imec-DistriNet Leuven, Belgium Mathéo Vergnolle Université Paris-Saclay, CEA, List Gif-sur-Yvettes, France Frédéric Recoules Université Paris-Saclay, CEA, List Gif-sur-Yvettes, France

Sébastien Bardin Université Paris-Saclay, CEA, List Gif-sur-Yvettes, France Clémentine Maurice Univ. Lille, CNRS, Inria Lille, France

Abstract

To protect cryptographic implementations from side-channel vulnerabilities, developers must adopt constant-time programming practices. As these can be error-prone, many side-channel detection tools have been proposed. Despite this, such vulnerabilities are still manually found in cryptographic libraries. While a recent paper by Jancar et al. shows that developers rarely perform side-channel detection, it is unclear if existing detection tools could have found these vulnerabilities in the first place.

To answer this question we surveyed the literature to build a classification of 34 side-channel detection frameworks. The classifi-

1 Introduction

Implementing cryptographic algorithms is an arduous task. Beyond functional correctness, the developers must also ensure that their code does not leak potentially secret information through side channels. Since Paul Kocher's seminal work [82], the research community has combed through software and hardware to find vectors allowing for side-channel attacks, from execution time to electromagnetic emissions. The unifying principle behind this class of attacks is that they do not exploit the algorithm *specification* but rather *physical characteristics* of its execution. Among the aforementioned attack vectors, the processor microarchitecture is of Perspectives & Conclusion

Side-channel free software, are we there yet?

Nope!

Speculative execution

Dynamic frequency scaling

Data memory-dependant prefetcher

Constant time

Future optimisations?

Code that is "constant-time" (and considered secure until recently) can be vulnerable too!

• first paper by Kocher in 1996: almost 30 years of research in this area

- first paper by Kocher in 1996: almost 30 years of research in this area
- domain still in expansion: increasing number of papers published since 2015

- first paper by Kocher in 1996: almost 30 years of research in this area
- domain still in expansion: increasing number of papers published since 2015
- micro-architectural attacks require a:
 - · low-level understanding of hardware \rightarrow micro-architecture, reverse-engineering
 - low-level understanding of software \rightarrow program analysis, compilation, cryptography...
- \rightarrow work across all abstraction layers!

Thank you!

Contact

✓ clementine.maurice@inria.fr

Microarchitectural side channels: from hardware to software

Clémentine Maurice, CNRS, CRIStAL March 13, 2025—ARCHI 2025