# IN CYBER

EUROPE

# 26-28 MAR. 2024

#### LILLE GRAND PALAIS

@FIC\_eu



EN/FR

# Attaques micro-architecturales : du CPU au navigateur



EUROPE

EN/FR

### Micro-architectural attacks: from CPU to browser



MARCH 26 - 28, 2024 LILLE GRAND PALAIS







UROPE

# SPEAKER INTERVENANTE



## Clémentine MAURICE

Chargée de Recherche CNRS



@FIC\_eu

hardware usually modeled as an abstract layer behaving correctly

• hardware usually modeled as an abstract layer behaving correctly, but possible attacks

- hardware usually modeled as an abstract layer behaving correctly, but possible attacks
  - faults: bypassing software protections by causing hardware errors
  - side channels: observing side effects of hardware on computations

- hardware usually modeled as an abstract layer behaving correctly, but possible attacks
  - faults: bypassing software protections by causing hardware errors
  - side channels: observing side effects of hardware on computations



- hardware usually modeled as an abstract layer behaving correctly, but possible attacks
  - faults: bypassing software protections by causing hardware errors
  - side channels: observing side effects of hardware on computations



#### attack



- retrieving secret keys, keystroke timings
- bypassing OS security (ASLR)

### Hardware-based attacks a.k.a physical attacks



VS

Software-based attacks a.k.a micro-architectural attacks



Physical access to hardware  $\rightarrow$  embedded devices

Co-located or remote attacker  $\rightarrow$  complex systems



#### new micro-architectures yearly



- new micro-architectures yearly
- performance improvement  $\approx 5\%$



- new micro-architectures yearly
- + performance improvement  $\approx 5\%$
- very small optimizations: caches, branch prediction...



- new micro-architectures yearly
- performance improvement  $\approx 5\%$
- very small optimizations: caches, branch prediction...
- micro-architectural side channels come from these optimizations



- new micro-architectures yearly
- + performance improvement  $\approx 5\%$
- very small optimizations: caches, branch prediction...
- micro-architectural side channels come from these optimizations
- attacker infers information from a (vulnerable) victim process via hardware usage

# Implementation



```
Algorithm 1: Square-and-multiply exponentiationInput: base b, exponent e, modulus nOutput: b^e \mod nX \leftarrow 1for i \leftarrow bitlen(e) downto 0 doX \leftarrow multiply(X, X)if e_i = 1 thenX \leftarrow multiply(X, b)end
```

end

return X





### Hardware

## RQ1. Which hardware components are vulnerable...

... and how to use them to leak data?

## RQ2. Which software implementation is vulnerable...

... and what are the different attack deliveries?

**e o** applications

hardware

OS



applications

OS

hardware



**Part 1** Reverse-engineering micro-architectural components (**RQ1**)





Outline



Reverse-engineering micro-architectural components State of the art (more or less)

- 1. spend too much time reading Intel manuals
- 2. find weird behavior in corner cases
- 3. exploit it using a known vulnerability
- 4. publish
- 5. goto step 1



### RQ1. Which hardware component leaks information?



#### State of the art in 2015:

only the cache and the branch predictor were explored

- performance optimizations are mostly undocumented
- side channels come from these optimizations
- $\rightarrow$  understanding them is crucial to characterize the attack surface: build new or improve known side-channel primitives

### General approach

### Side-channel analysis



### General approach



### General approach



Reverse-engineering is the opposite operation of side-channel analysis

### RQ1. Which hardware component leaks information?



#### State of the art in 2015:

only the cache and the branch predictor were explored

### RQ1. Which hardware component leaks information?



State of the art today: each component shared by two processes is a potential micro-architectural side-channel vector Porting micro-architectural attacks to the Web

### State of the art (more or less)

- 1. spend too much time reading OpenSSL code
- 2. find vulnerability
- 3. exploit it manually using known side channel  $\rightarrow$  e.g. CPU cache
- 4. publish
- 5. goto step 1

For example: CVE-2016-0702, CVE-2016-2178, CVE-2016-7440, CVE-2016-7439, CVE-2016-7438, CVE-2018-0495,

CVE-2018-0737, CVE-2018-10846, CVE-2019-9495, CVE-2019-13627, CVE-2019-13628, CVE-2019-13629,



### RQ2b. How to deliver the attack?

4	COLIN PERCIVAL
	mov ecx, start_of_buffer sub length_of_buffer, 0x2000 rdtsc mov esi, eax xor edi, edi
loop:	prefetcht2 [ecx + edi + 0x2800]
	add cx, [ecx + edi + 0x0000] imul ecx, 1 add cx, [ecx + edi + 0x0800] imul ecx, 1 add cx, [ecx + edi + 0x1000] imul ecx, 1 add cx, [ecx + edi + 0x1800] imul ecx, 1
	rdtsc subeax, esi mov [ecx + edi], ax add esi, eax imul ecx, 1
	add edi, 0x40 test edi, 0x7C0 jnz loop
	sub edi, Ox7FE test edi, Ox3E jnz loop
	add edi, 0x7C0 sub length_of_buffer, 0x800 jge loop

FIGURE 1. Example code for a Spy process monitoring the L1 cache.

#### State of the art in 2015

- native code, cross process and cross-VM
- lots of (x86) assembly required



• side channels are only doing benign operations

- side channels are only doing benign operations
  - all side-channel attacks: measuring time

- side channels are only doing benign operations
  - all side-channel attacks: measuring time
  - cache attacks: accessing their own memory
  - port contention attacks: executing specific instructions
- side channels are only doing benign operations
  - all side-channel attacks: measuring time
  - cache attacks: accessing their own memory
  - port contention attacks: executing specific instructions

## Measuring time

• measure small timing differences: need a high-resolution timer

- measure small timing differences: need a high-resolution timer
- native: **rdtsc**, timestamp in CPU cycles

- measure small timing differences: need a high-resolution timer
- native: **rdtsc**, timestamp in CPU cycles
- JavaScript: performance.now() has the highest resolution

- measure small timing differences: need a high-resolution timer
- native: **rdtsc**, timestamp in CPU cycles
- JavaScript: performance.now() has the highest resolution

#### performance.now()

[...] represent times as floating-point numbers with up to microsecond precision. — Mozilla Developer Network



T. Rokicki, C. Maurice, and P. Laperdrix. "Sok: In search of lost time: A review of javascript timers in browsers". In: EuroS&P. 2021



T. Rokicki, C. Maurice, and P. Laperdrix. "Sok: In search of lost time: A review of javascript timers in browsers". In: EuroS&P. 2021



T. Rokicki, C. Maurice, and P. Laperdrix. "Sok: In search of lost time: A review of javascript timers in browsers". In: EuroS&P. 2021



T. Rokicki, C. Maurice, and P. Laperdrix. "Sok: In search of lost time: A review of javascript timers in browsers". In: EuroS&P. 2021

microsecond resolution is not enough for attacks

- microsecond resolution is not enough for attacks
- two approaches

- microsecond resolution is not enough for attacks
- two approaches
  - 1. recover a higher resolution from the available timer
    - $\rightarrow$  clock interpolation, resolution: Firefox/Chrome: 500 ns, Tor: 15  $\mu s$

- microsecond resolution is not enough for attacks
- two approaches
  - 1. recover a higher resolution from the available timer
    - $\rightarrow$  clock interpolation, resolution: Firefox/Chrome: 500 ns, Tor: 15  $\mu s$
  - 2. build our own high-resolution timer

 $\rightarrow$  using SharedArrayBuffer, resolution: Firefox: 2 ns, Chrome: 15 ns

## Port contention attacks

#### Background: Hyper-threading



Simultaneous computation technology of Intel.

- physical cores are shared between logical cores
- abstraction at the OS level

#### Background: Hyper-threading



Simultaneous computation technology of Intel.

- physical cores are shared between logical cores
- abstraction at the OS level
- → hardware resources are shared between logical cores

- instructions are decomposed in uops to optimize Out-of-Order execution
- uops are dispatched to specialized execution units through CPU ports
- deterministic decomposition of instructions into uops



#### Port contention

#### No contention



# All attacker instructions are executed in a row

 $\rightarrow$  fast execution time

A. C. Aldaya et al. "Port Contention for Fun and Profit". In: S&P. 2019.

#### Port contention

#### No contention



#### Contention



# All attacker instructions are executed in a row

 $\rightarrow$  fast execution time

Victim instructions delay the attacker instructions  $\rightarrow$  slow execution time

A. C. Aldaya et al. "Port Contention for Fun and Profit". In: S&P. 2019.





#### Port contention side-channel attack





#### Port contention side-channel attack



T. Rokicki et al. "Port Contention Goes Portable: Port Contention Side Channels in Web Browsers". In: ASIACCS. 2022







1. No high-resolution timers

2. No control on cores

3. No access to specific instructions

#### Port contention attacks: Solutions



## 1. No high-resolution timers

 $\rightarrow$  we just solved this problem

#### Port contention attacks: Solutions





1. No high-resolution timers

#### 2. No control on cores

 $\rightarrow$  we just solved this problem

 $\rightarrow$  exploit JavaScript multi-threading and work with the scheduler

#### Port contention attacks: Solutions







1. No high-resolution timers

2. No control on cores

3. No access to specific instructions

 $\rightarrow$  we just solved this problem

 $\rightarrow$  exploit JavaScript multi-threading and work with the scheduler  $\rightarrow$  use WebAssembly

#### Proof-of-concept native-to-web



Native : C code runs TZCNT x86 instructions (P1 uop) on all physical coresWeb : WebAssembly repeatedly calls i64.ctz and times the execution

#### Port contention covert channel: native-to-web

- Native: C/x86 sender
- Web: WebAssembly receiver

Evaluation:

- 200 bit/s of effective data (best bandwidth for a web-based covert channel!)
- stress -m 2: 170 bit/s
- stress -m 3: 25 bit/s



#### RQ2b. How to deliver the attack?

4	COLIN PERCIVAL
	mov ecx, start_of_buffer sub length_of_buffer, 0x2000 rdtac mov esi, eax xor edi, edi
loop:	prefetcht2 [ecx + edi + 0x2800]
	add cx, [ecx + edi + 0x0000] imul ecx, 1 add cx, [ecx + edi + 0x0800] imul ecx, 1 add cx, [ecx + edi + 0x1000] imul ecx, 1 add cx, [ecx + edi + 0x1800] imul ecx, 1
	rdtsc sub eax, esi mov [ecx + edi], ax add esi, eax imul ecx, 1
	add edi, 0x40 test edi, 0x7C0 jnz loop
	sub edi, Ox7FE test edi, Ox3E jnz loop
	add edi, 0x7C0 sub length_of_buffer, 0x800 jge loop

FIGURE 1. Example code for a Spy process monitoring the L1 cache.

#### State of the art in 2015

- native code, cross process and cross-VM
- lots of (x86) assembly required

#### RQ2b. How to deliver the attack?

#### State of the art today: many Web-based micro-architectural attacks



Stefan Mangaró<sup>9</sup>, Thomas Presche<sup>4</sup>, Michael Schwarz<sup>5</sup>, Yuval Yarom<sup>8</sup> <sup>1</sup> Independent (www.paukochec.com), <sup>2</sup> Google Project Zaro, <sup>3</sup> G DATA Advanced Analytics, <sup>4</sup> University of Pennsylvania and University of Maryland, <sup>5</sup> Graz University of Technology, <sup>6</sup> Cyberus Technology, <sup>7</sup> Rambus, Crynography Research Division, <sup>6</sup> University of Adelaide and Datafol

### Conclusion

• first paper by Kocher in 1996: 25 years of research in this area

- first paper by Kocher in 1996: 25 years of research in this area
- domain still in expansion: increasing number of papers published since 2015

- first paper by Kocher in 1996: 25 years of research in this area
- domain still in expansion: increasing number of papers published since 2015
- micro-architectural attacks require a:
  - · low-level understanding of the components  $\rightarrow$  reverse-engineering
  - low-level control of the components usually achieved with native code  $\rightarrow$  still possible to deliver these attacks from web browsers
- $\rightarrow\,$  work across all abstraction layers

# Thank you!

# Merci !

### **Contact:**

@BloodyTangerine clementine.maurice@cnrs.fr

EUROPE.FORUM-INCYBER.COM
## IN CYBER

EUROPE

## 26-28 MAR. 2024

## LILLE GRAND PALAIS

@FIC\_eu



EN/FR