#### Micro-architectural attacks: from CPU to browser

Clémentine Maurice, CNRS

@BloodyTangerine

June 15 2022—Summer School on real-world crypto and privacy, Šibenik, Croatia

#### Joint work with

- Thomas Rokicki (IRISA, France)
- · Yossi Oren, Marina Botvinnik (Ben Gurion University, Israel)
- Daniel Gruss, Michael Schwarz, Moritz Lipp, Raphael Spreitzer, Peter Pessl, Stefan Mangard (TU Graz, Austria)
- and many other co-authors!



Execution leaves traces in components



Inspecting these traces allows retrieving secrets!



This requires surgical precision and a great control over CPU components...

applications

OS

hardware



This requires surgical precision and a great control over CPU components...

applications

hardware



How do we do it from web browsers?

#### Outline

- Chapter 1 Introduction to micro-architectural attacks
- · Chapter 2 Side-channel techniques
- Chapter 3 Side-channel attacks from web browsers

Chapter 1: Introduction to micro-architectural attacks

#### Attacker model

# Hardware-based attacks a.k.a physical attacks



Physical access to hardware

→ embedded devices

# Software-based attacks a.k.a micro-architectural attacks



**VS** 





Co-located or remote attacker  $\rightarrow$  complex systems

no physical access to the device

- no physical access to the device
- · can execute unprivileged code on the same machine as victim

- no physical access to the device
- · can execute unprivileged code on the same machine as victim
- what are the scenarios in which this happens?

- no physical access to the device
- · can execute unprivileged code on the same machine as victim
- · what are the scenarios in which this happens?
  - · you install some program on your machine/smartphone
  - · you have a virtual machine on some physical machine (cloud)
  - some JavaScript runs on a web page

# Micro-architectural attacks: scope

Everyday hardware: servers, workstations, laptops, smartphones...







#### Micro-architectural attacks: Two faces of the same coin

#### **Implementation**



#### Hardware



```
Algorithm 1: Square-and-multiply exponentiation
```

**Input:** base *b*, exponent *e*, modulus *n* 

Output: be mod n

 $X \leftarrow 1$ 

for  $i \leftarrow bitlen(e)$  downto 0 do

 $X \leftarrow \text{multiply}(X, X)$ 

if  $e_i = 1$  then


 $X \leftarrow \text{multiply}(X, b)$ 

end

end

return X





# Research questions

1. Which software implementation is vulnerable?

2. Which hardware component is vulnerable?







active attacks: destroying the vault



passive attacks: listening to the vault internal mechanisms





active attacks: destroying the vault



passive attacks: listening to the vault internal mechanisms





active attacks: laser, varying temperature, clock glitching...

passive attacks: timing, power consumption, electromagnetic radiation...

1. Fault attacks

2. Side-channel attacks

1. Fault attacks

2. Side-channel attacks

3. Transient execution attacks

#### Fault attacks

- pushing hardware outside of its functional requirements (power, heat, clock...) to trigger a fault in the system
- most fault attacks are hardware-based ones, but it is possible to trigger hardware faults in software too (Rowhammer)
- most of the gaming consoles that have been hacked have been by fault injection

#### Side-channel attacks

- exploit the implementation of a system
- based on channels that are outside of the functional specification, i.e., that are not supposed to carry useful information
- however these channels can leak secret information

 $\cdot$  safe software infrastructure  $\rightarrow$  no bugs, e.g., buffer overflows

- $\cdot$  safe software infrastructure  $\rightarrow$  no bugs, e.g., buffer overflows
- · does not mean safe execution

- $\cdot$  safe software infrastructure  $\rightarrow$  no bugs, e.g., buffer overflows
- · does not mean safe execution
- information leaks because of implementation and hardware
- $\cdot$  no "bug" in the sense of a mistake o lots of performance optimizations

- $\cdot$  safe software infrastructure  $\rightarrow$  no bugs, e.g., buffer overflows
- · does not mean safe execution
- information leaks because of implementation and hardware
- $\cdot$  no "bug" in the sense of a mistake  $\rightarrow$  lots of performance optimizations
- → crypto and sensitive info., e.g., keystrokes and mouse movements

## Hardware vs. implementations

To perform a side-channel attack on some software you need both:

- · shared and vulnerable hardware
  - · no side channel if every memory access takes the same time
  - or if you cannot share the hardware component
- a vulnerable implementation
  - · vulnerable implementation  $\neq$  vulnerable algorithm

## Hardware vs. implementations

To perform a side-channel attack on some software you need both:

- · shared and vulnerable hardware
  - · no side channel if **every** memory access takes the same time
  - or if you cannot share the hardware component
- a vulnerable implementation
  - · vulnerable implementation  $\neq$  vulnerable algorithm
  - $\cdot$  we can attack specific implementations of AES and RSA
  - does not mean that AES and RSA are broken
  - ightarrow not all implementations are created equal

https://access.redhat.com/blogs/766093/posts/1976303

# An example of side channel (1)

```
post '/login' do
  if not valid_user(params[:user])
    "Username incorrect"
  else
    if verify password(params[:user], params[:password])
      "Access granted"
    else
      "Password incorrect"
    end
  end
end
```

# An example of side channel (2)


```
post '/login' do
  if not valid_user(params[:user])
    "Username or password incorrect"
  else
    if verify password(params[:user], params[:password])
      "Access granted"
    else
      "Username or password incorrect"
    end
  end
end
```

# An example of side channel (3)

```
post '/login' do
  if not valid user(params[:user])
    "Username or password incorrect"
    busy wait()
  else
    if verify_password(params[:user], params[:password])
      "Access granted"
    else
      "Username or password incorrect"
    end
  end
end
```


# Is constant timing enough?


#### Shared hardware



Each component shared by two processes is a potential micro-architectural side-channel vector

# Side channels: Caches, DRAM, GPU, TLB, CPU ports, Ring interconnect...!







- new micro-architectures yearly
- · performance improvement  $\approx 5\%$



- new micro-architectures yearly
- · performance improvement  $\approx 5\%$
- very small optimizations: caches, branch prediction...



- · new micro-architectures yearly
- performance improvement  $\approx 5\%$
- very small optimizations: caches, branch prediction...
- · ... leading to side channels



- · new micro-architectures yearly
- performance improvement  $\approx 5\%$
- very small optimizations: caches, branch prediction...
- · ... leading to side channels
- no documentation on this intellectual property

What can we do with side-channel attacks?

### RSA encryption

Generating an RSA encryption system requires the following steps:

- · randomly selecting two prime numbers p and q and calculating n = pq
- choosing a public exponent e. GnuPG uses e = 65537
- calculating a private exponent  $d = e^{-1} (\text{mod}(p-1)(q-1))$

The private key is the triple (p, q, d).

The decryption function is  $D(c) = c^d \mod n$ 

### RSA encryption

Generating an RSA encryption system requires the following steps:

- randomly selecting two prime numbers p and q and calculating n = pq
- choosing a public exponent e. GnuPG uses e = 65537
- calculating a private exponent  $d = e^{-1} (\text{mod}(p-1)(q-1))$

The private key is the triple (p, q, d).

The decryption function is  $D(c) = c^d \mod n$ 

But multiplying c by itself d times is too slow!

### RSA encryption

Generating an RSA encryption system requires the following steps:

- randomly selecting two prime numbers p and q and calculating n = pq
- choosing a public exponent e. GnuPG uses e = 65537
- calculating a private exponent  $d = e^{-1} (\text{mod}(p-1)(q-1))$

The private key is the triple (p, q, d).

The decryption function is  $D(c) = c^d \mod n$ 

But multiplying c by itself d times is too slow!  $\rightarrow$  we have fast exponentiation implementations!


## GnuPG 1.4.13 RSA square-and-multiply exponentiation

### GnuPG version 1.4.13 (2013)

```
Algorithm 1: GnuPG 1.4.13 Square-and-multiply exponentiation
Input: base c, exponent d, modulus n
Output: c^d \mod n
X \leftarrow 1
for i \leftarrow bitlen(d) downto 0 do
    X \leftarrow \text{square}(X)
    X \leftarrow X \mod n
    if d_i = 1 then
        X \leftarrow \text{multiply}(X,c)
        X \leftarrow X \mod n
    end
end
return X
```


### Attacking GnuPG 1.4.13 RSA exponentiation

 monitor the square and multiply functions with Flush+Reload to recover the bits of the secret exponent



### Attacking GnuPG 1.4.13 RSA exponentiation

 monitor the square and multiply functions with Flush+Reload to recover the bits of the secret exponent



### mbedTLS 2.3.0 RSA square-and-multiply exponentiation

mbedTLS version 2.3.0 (2017), "fixes" the issue with a single operation multiply

```
Algorithm 2: mbedTLS 2.3.0 Square-and-multiply exponentiation
Input: base c, exponent d, modulus n
Output: c^d \mod n
X \leftarrow 1
for i \leftarrow bitlen(d) downto 0 do
    X \leftarrow \text{multiply}(X, X)
    X \leftarrow X \mod n
    if d_i = 1 then
        X \leftarrow \text{multiply}(X,c)
        X \leftarrow X \mod n
    end
end
return X
```


# Attacking mbedTLS 2.3.0 RSA exponentiation

 $\cdot$  raw Prime+Probe trace on the buffer holding the multiplier c




### Attacking mbedTLS 2.3.0 RSA exponentiation

- raw Prime+Probe trace on the buffer holding the multiplier c
- processed with a simple moving average



### Attacking mbedTLS 2.3.0 RSA exponentiation

- raw Prime+Probe trace on the buffer holding the multiplier c
- processed with a simple moving average
- allows to clearly recover the bits of the secret exponent



### Let's get back to our example

```
post '/login' do
  if not valid user(params[:user])
    "Username or password incorrect"
    busy wait()
  else
    if verify_password(params[:user], params[:password])
      "Access granted"
    else
      "Username or password incorrect"
    end
  end
end
```





- novel class of attacks ≠ side-channel attacks
- ightarrow transient execution attacks leak the actual target data
  - · disclosed in 2018 with Spectre and Meltdown

Paul Kocher et al. "Spectre Attacks: Exploiting Speculative Execution". In: S&P. 2019.

Moritz Lipp et al. "Meltdown: Reading Kernel Memory from User Space". In: USENIX Security Symposium. 2018.





- novel class of attacks ≠ side-channel attacks
- ightarrow transient execution attacks leak the actual target data
  - · disclosed in 2018 with Spectre and Meltdown
  - SO MANY VARIANTS

Paul Kocher et al. "Spectre Attacks: Exploiting Speculative Execution". In: S&P. 2019.

Moritz Lipp et al. "Meltdown: Reading Kernel Memory from User Space". In: USENIX Security Symposium. 2018.

- · CPU avoids waiting for input data or availability of execution units
- → out-of-order execution and speculation
  - $\cdot$  sequential semantics is preserved

- CPU avoids waiting for input data or availability of execution units
- $\rightarrow$  out-of-order execution and speculation
  - sequential semantics is preserved
  - · some instructions are never committed, i.e., finally executed
    - instructions that cause an exception + following instructions
    - instructions in branches that are mispredicted
  - these instructions are called transient instructions

- · CPU avoids waiting for input data or availability of execution units
- $\rightarrow$  out-of-order execution and speculation
  - sequential semantics is preserved
  - · some instructions are never committed, i.e., finally executed
    - instructions that cause an exception + following instructions
    - instructions in branches that are mispredicted
  - these instructions are called transient instructions
  - $\cdot$  architectural state  $\rightarrow$  everything is fine



- attacker uses a covert channel to encode the secret
- issue: instructions not committed leave traces in microarchitecture
- · microarchitectural state is not supposed to be visible...
- · ... but we know how to recover the state of caches



- attacker uses a covert channel to encode the secret
- issue: instructions not committed leave traces in microarchitecture
- microarchitectural state is not supposed to be visible...
- · ... but we know how to recover the state of caches
- microarchitectural state  $\rightarrow$  everything is not fine



- attacker uses a covert channel to encode the secret
- issue: instructions not committed leave traces in microarchitecture
- microarchitectural state is not supposed to be visible...
- · ... but we know how to recover the state of caches
- microarchitectural state  $\rightarrow$  everything is not fine
- · leaking kernel memory, recovering passwords...




- attacker uses a covert channel to encode the secret
- issue: instructions not committed leave traces in microarchitecture
- · microarchitectural state is not supposed to be visible...
- · ... but we know how to recover the state of caches
- microarchitectural state  $\rightarrow$  everything is not fine
- · leaking kernel memory, recovering passwords...
- difficult to fix: lazy error handling was a bug, but speculative execution is a feature!

Chapter 2: Side-channel techniques

Cache side-channel attacks






Data can reside in


CPU registers



- CPU registers
- · different levels of the CPU cache




- CPU registers
- · different levels of the CPU cache
- · main memory



- CPU registers
- different levels of the CPU cache
- main memory
- disk storage

### Set-associative caches



### Set-associative caches




Data loaded in a specific set depending on its address

### Set-associative caches



Data loaded in a specific set depending on its address Several ways per set

#### Set-associative caches



Data loaded in a specific set depending on its address
Several ways per set
Cache line loaded in a specific way depending on the replacement policy

- cache attacks  $\rightarrow$  exploit timing differences of memory accesses

- $\cdot$  cache attacks o exploit timing differences of memory accesses
- attacker monitors which lines are accessed, not the content

- $\cdot$  cache attacks o exploit timing differences of memory accesses
- attacker monitors which lines are accessed, not the content
- · covert channel: two processes communicating with each other
  - not allowed to do so, e.g., across VMs

- $\cdot$  cache attacks o exploit timing differences of memory accesses
- attacker monitors which lines are accessed, not the content
- · covert channel: two processes communicating with each other
  - not allowed to do so, e.g., across VMs
- side-channel attack: one malicious process spies on benign processes
  - · e.g., steals crypto keys, spies on keystrokes

# Timing attacks

How every timing attack works:

- learn timing of different corner cases
- $\cdot$  later, we recognize these corner cases by timing only

# Timing attacks

How every timing attack works:

- learn timing of different corner cases
- $\boldsymbol{\cdot}$  later, we recognize these corner cases by timing only
- here, corner cases: hits and misses

# First step: building the histogram

- 1. build two cases: cache hits and cache misses
- 2. time each case many times (get rid of noise)

# First step: building the histogram

- 1. build two cases: cache hits and cache misses
- 2. time each case many times (get rid of noise)
- 3. we have a histogram!

# First step: building the histogram

- 1. build two cases: cache hits and cache misses
- 2. time each case many times (get rid of noise)
- 3. we have a histogram!
- 4. find a threshold to distinguish the two cases

# Building the histogram: cache hits

### Loop:


- 1. measure time
- 2. access variable (always cache hit)
- 3. measure time
- 4. update histogram with delta

# Building the histogram: cache misses

#### Loop:

- 1. flush variable (clflush instruction)
- 2. measure time
- 3. access variable (always cache miss)
- 4. measure time
- 5. update histogram with delta


# Timing differences



Access time [CPU cycles]

# Finding the threshold

- $\cdot$  as high as possible  $\rightarrow$  most cache hits are below
- · no cache miss below



## Cache attacks techniques

- two (main) techniques
  - 1. Flush+Reload (Gullasch et al., Osvik et al., Yarom et al.)
  - 2. Prime+Probe (Percival, Osvik et al., Liu et al.)
- exploitable on x86 and ARM
- used for both covert channels and side-channel attacks
- · many variants: Flush+Flush, Evict+Reload, Prime+Scope, Prime+Abort...

David Gullasch et al. "Cache Games - Bringing Access-Based Cache Attacks on AES to Practice". In: S&P. 2011.

Yuval Yarom et al. "Flush+Reload: a High Resolution, Low Noise, L3 Cache Side-Channel Attack". In: USENIX Security Symposium. 2014. Dag Arne Osvik et al. "Cache Attacks and Countermeasures: the Case of AES". In: CT-RSA 2006. 2006.

Colin Percival. "Cache missing for fun and profit". In: Proceedings of BSDCan. 2005.


# Spatial and temporal resolution

- spatial resolution: what can I monitor? A page? A set? A line?
  - ightarrow a spatial resolution of a 4KB page means that you cannot distinguish two memory accesses within a 4KB page
- temporal resolution: how often can I perform a monitoring operation?
  - ightarrow a temporal resolution of 1ms means that you cannot monitor more than one event every 1ms: if an event happens every 1 $\mu$ s, you can only capture 0.1% of events


# Spatial and temporal resolution

- spatial resolution: what can I monitor? A page? A set? A line?
  - ightarrow a spatial resolution of a 4KB page means that you cannot distinguish two memory accesses within a 4KB page
- temporal resolution: how often can I perform a monitoring operation?
  - ightarrow a temporal resolution of 1ms means that you cannot monitor more than one event every 1ms: if an event happens every 1 $\mu$ s, you can only capture 0.1% of events


Both influence the type of attacks that you can perform: an attacker that can only monitor a 4KB page every minute obtains less information than an attacker that can monitor a cache line every 100ns.



**Step 1:** Attacker maps shared library (shared memory, in cache)



**Step 1:** Attacker maps shared library (shared memory, in cache)




Step 1: Attacker maps shared library (shared memory, in cache)

Step 2: Attacker flushes the shared cache line



- Step 1: Attacker maps shared library (shared memory, in cache)
- Step 2: Attacker flushes the shared cache line
- Step 3: Victim loads the data



Step 1: Attacker maps shared library (shared memory, in cache)

Step 2: Attacker flushes the shared cache line

Step 3: Victim loads the data

Step 4: Attacker reloads the data

## Flush+Reload: Applications

- cross-VM (memory-deduplication enabled) side channel attacks on cryptographic primitives:
  - · RSA: 96.7% of secret key bits in a single signature
  - · AES: full key recovery in 30000 dec. (a few seconds)
- attacks against pseudorandom number generators
- attacks against RSA key generation
- revival of Bleichenbacher attacks on TLS

Shaanan Cohney et al. "Pseudorandom Black Swans: Cache Attacks on CTR\_DRBG". In: S&P. 2020.

Alejandro Cabrera Aldaya et al. "Cache-Timing Attacks on RSA Key Generation". In: TCHES (2019).

Eyal Ronen et al. "The 9 Lives of Bleichenbacher's CAT: New Cache ATtacks on TLS Implementations". In: S&P. 2019.

Yuval Yarom et al. "Flush+Reload: a High Resolution, Low Noise, L3 Cache Side-Channel Attack". In: USENIX Security Symposium. 2014. Berk Gülmezoglu et al. "A Faster and More Realistic Flush+Reload Attack on AES". In: COSADE. 2015.

#### Flush+Reload: Pros and cons

#### Pros

high spatial resolution: 1 line high temporal resolution

#### Cons

#### restrictive


- needs clflush instruction (not available e.g., on ARM-v7)
- 2. needs shared memory


What if there is **no shared memory**?


What if there is **no shared memory**?


There is no memory deduplication, and no accessible shared


library from browsers














- inclusive LLC: superset of L1 and L2
- data evicted from the LLC is also evicted from L1 and L2




- inclusive LLC: superset of L1 and L2
- data evicted from the LLC is also evicted from L1 and L2
- a core can evict lines in the private L1 of another core






Step 1: Attacker primes, i.e., fills, the cache (no shared memory)



Step 1: Attacker primes, i.e., fills, the cache (no shared memory)


Step 2: Victim evicts cache lines while running



Step 1: Attacker primes, i.e., fills, the cache (no shared memory)

Step 2: Victim evicts cache lines while running

## Cache attacks: Prime+Probe



- Step 1: Attacker primes, i.e., fills, the cache (no shared memory)
- Step 2: Victim evicts cache lines while running
- Step 3: Attacker probes data to determine if set has been accessed

## Cache attacks: Prime+Probe



- Step 1: Attacker primes, i.e., fills, the cache (no shared memory)
- Step 2: Victim evicts cache lines while running
- Step 3: Attacker probes data to determine if set has been accessed

## Prime+Probe: Applications

- cross-VM side channel attacks on crypto implementations:
  - El Gamal (sliding window): full key recovery in 12 min.
- tracking user behavior in the browser, in JavaScript
- covert channels between virtual machines in the cloud

Fangfei Liu et al. "Last-Level Cache Side-Channel Attacks are Practical". In: S&P. 2015.

Yossef Oren et al. "The Spy in the Sandbox: Practical Cache Attacks in JavaScript and their Implications". In: CCS. 2015.

Clémentine Maurice et al. "Hello from the Other Side: SSH over Robust Cache Covert Channels in the Cloud". In: NDSS 2017.

## Prime+Probe: Pros and cons

#### Pros

less restrictive

- 1. no need for clflush
- 2. no need for shared memory

#### Cons

- lower spatial resolution: 1 set
- lower temporal resolution:
   probe n addresses to evict 1
   line
- prone to noise

## Prime+Probe in practice

We need to evict caches lines without **clflush** or shared memory:

- 1. which addresses do we access to have congruent cache lines?
- 2. without any privilege?
- 3. and in which order do we access them?

Pepe Vila et al. "Theory and Practice of Finding Eviction Sets". In: S&P. 2019.

## Prime+Probe in practice

We need to evict caches lines without **clflush** or shared memory:

- 1. which addresses do we access to have congruent cache lines?
- 2. without any privilege?
- 3. and in which order do we access them?


#### We need:

- 1. an eviction set: addresses in the same set and same slice (issues #1 and #2)
- 2. an eviction strategy: the order in which we access the eviction set (issue #3)

Pepe Vila et al. "Theory and Practice of Finding Eviction Sets". In: S&P. 2019.

# Port contention side-channel attacks


## Background: Hyper-threading



Simultaneous computation technology of Intel.

- physical cores are shared between logical cores
- · abstraction at the OS level

## Background: Hyper-threading




Simultaneous computation technology of Intel.

- physical cores are shared between logical cores
- · abstraction at the OS level
- → hardware resources are shared between logical cores


## Background: Execution pipeline

- instructions are decomposed in uops to optimize Out-of-Order execution
- uops are dispatched to specialized execution units through CPU ports
- deterministic decomposition of instructions into uops



## Port contention

#### No contention




All attacker instructions are executed in a row

→ fast execution time

## Port contention


#### No contention



All attacker instructions are executed in a row

→ fast execution time


#### Contention



Victim instructions delay the attacker instructions

→ slow execution time

## Port contention side-channel attack



Monitors port usage



#### Port contention side-channel attack




Contention on Port 1



Secret is 0!

## Port contention side-channel attack



Contention on Port 5



Secret is 1!

## Port contention: applications

- end-to-end attack on a TLS server (OpenSSL 1.1.0h): recovers a P-384 ECDSA private key
  - $\rightarrow$  secret dependent on double-and-add operations of  $ec\_wNAF\_mul$  point multiplication
- · SMoTherSpectre, a speculative code-reuse attack

#### Port contention: Pros and cons

#### Pros

- very high spatial resolution: 1 instruction!
- · high temporal resolution
- more resistant to noise if processes do not share a physical core
- no offline phase of creating an eviction set

#### Cons

- restrictive: requires SMT enabled + co-location on the same physical core
- mapping from instructions to port can change from one generation to another

## from web browsers

Chapter 3: Side-channel attacks

JavaScript is code executed in a sandbox

- JavaScript is code executed in a sandbox
- · can't do anything nasty since it is in a sandbox, right?

- JavaScript is code executed in a sandbox
- · can't do anything nasty since it is in a sandbox, right?
- except side channels are only doing benign operations

- JavaScript is code executed in a sandbox
- · can't do anything nasty since it is in a sandbox, right?
- except side channels are only doing benign operations
  - all side-channel attacks: measuring time

- JavaScript is code executed in a sandbox
- · can't do anything nasty since it is in a sandbox, right?
- except side channels are only doing benign operations
  - · all side-channel attacks: measuring time
  - · cache attacks: accessing their own memory
  - port contention attacks: executing specific instructions



measure small timing differences: need a high-resolution timer

- measure small timing differences: need a high-resolution timer
- · native: rdtsc, timestamp in CPU cycles

- · measure small timing differences: need a high-resolution timer
- · native: rdtsc, timestamp in CPU cycles
- · JavaScript: performance.now() has the highest resolution


- · measure small timing differences: need a high-resolution timer
- · native: rdtsc, timestamp in CPU cycles
- · JavaScript: performance.now() has the highest resolution

## performance.now()

[...] represent times as floating-point numbers with up to microsecond precision.

— Mozilla Developer Network

## Evolution of timers until today



<sup>64</sup> 

#### It was better before

• before September 2015: performance.now() had a nanosecond resolution

Yossef Oren et al. "The Spy in the Sandbox: Practical Cache Attacks in JavaScript and their Implications". In: CCS. 2015. https://www.mozilla.org/en-US/security/advisories/mfsa2015-114/

#### It was better before

- before September 2015: performance.now() had a nanosecond resolution
- · Oren et al. demonstrated cache side-channel attacks in JavaScript

Yossef Oren et al. "The Spy in the Sandbox: Practical Cache Attacks in JavaScript and their Implications". In: CCS. 2015. https://www.mozilla.org/en-US/security/advisories/mfsa2015-114/

#### It was better before

- before September 2015: performance.now() had a nanosecond resolution
- · Oren et al. demonstrated cache side-channel attacks in JavaScript
- "fixed" in Firefox 41: rounding to 5 μs

Yossef Oren et al. "The Spy in the Sandbox: Practical Cache Attacks in JavaScript and their Implications". In: CCS. 2015. https://www.mozilla.org/en-US/security/advisories/mfsa2015-114/


microsecond resolution is not enough


- microsecond resolution is not enough
- two approaches

- microsecond resolution is not enough
- two approaches
  - 1. recover a higher resolution from the available timer


- microsecond resolution is not enough
- two approaches
  - 1. recover a higher resolution from the available timer
  - 2. build our own high-resolution timer









· measure how often we can increment a variable between two timer ticks




 $\cdot$  to measure with high resolution



- to measure with high resolution
  - start measurement at clock edge



- to measure with high resolution
  - start measurement at clock edge
  - increment a variable until next clock edge



- to measure with high resolution
  - start measurement at clock edge
  - · increment a variable until next clock edge
- Firefox/Chrome: 500 ns, Tor: 15 μs

often sufficient to just see which of two functions takes longer

often sufficient to just see which of two functions takes longer



often sufficient to just see which of two functions takes longer



· often sufficient to just see which of two functions takes longer



 $\rightarrow$  padding so the slow function crosses one more clock edge than the fast one



- nanosecond resolution
- Firefox/Tor: 2 ns, Edge: 10 ns, Chrome: 15 ns

 $\cdot$  feature to share data:  ${\tt SharedArrayBuffer}$ 

- $\cdot$  feature to share data: SharedArrayBuffer
- web worker can simultaneously read/write data

- $\cdot$  feature to share data: SharedArrayBuffer
- web worker can simultaneously read/write data
- no message passing overhead

- feature to share data: SharedArrayBuffer
- web worker can simultaneously read/write data
- no message passing overhead
- · one dedicated worker for incrementing the shared variable

- feature to share data: SharedArrayBuffer
- web worker can simultaneously read/write data
- no message passing overhead
- · one dedicated worker for incrementing the shared variable
- Firefox/Fuzzyfox: 2 ns, Chrome: 15 ns

#### Jitter?



- · lowering timer resolution is not enough
- adding jitter → makes clock interpolation and edge thresholding inefficient (need to redo the measurements to get rid of noise)

#### Jitter?



- lowering timer resolution is not enough
- adding jitter → makes clock interpolation and edge thresholding inefficient (need to redo the measurements to get rid of noise)
- → has no impact on SharedArrayBuffers!

### Jitter?



- lowering timer resolution is not enough
- adding jitter → makes clock interpolation and edge thresholding inefficient (need to redo the measurements to get rid of noise)
- $\rightarrow$  has no impact on SharedArrayBuffers!
  - browsers are adopting better isolation between websites (e.g., Site Isolation) to counter transient execution attacks
  - back to higher timer resolution for usability → side-channel attacks are possible again!

# Cache attacks in browsers

# Cache attacks: Challenges with JavaScript



1. No high-resolution timers



2. No instruction to flush the cache



3. No knowledge about physical addresses

#### #1. No high-resolution timers

We just solved this problem:)

Michael Schwarz et al. "Fantastic Timers and Where to Find Them: High-Resolution Microarchitectural Attacks in JavaScript". In: FC. 2017.

Thomas Rokicki et al. "Sok: In search of lost time: A review of javascript timers in browsers". In: EuroS&P. 2021.

#### #2. No instruction to flush the cache

We already solved this problem earlier:)

#### #2. No instruction to flush the cache

We already solved this problem earlier :)

Let's use Prime+Probe!

#### #3. No knowledge about physical addresses

- · OS optimization: use Transparent Huge Pages (THP, 2MB pages)
- last 21 bits (2MB) of physical address
- = last 21 bits (2MB) of virtual address

# #3. No knowledge about physical addresses

- · OS optimization: use Transparent Huge Pages (THP, 2MB pages)
- last 21 bits (2MB) of physical address
- = last 21 bits (2MB) of virtual address
- $\rightarrow$  which JS array indices?


# #3. Obtaining the beginning of a THP




- · physical pages for these THPs are mapped on-demand
- $\rightarrow$  page fault when an allocated THP is accessed for the first time

# #3. Choosing physical addresses


- we now know the last 21 bits of physical addresses
- $\rightarrow$  enough to get cache set indexes
- ightarrow enough to get DRAM information for some systems, e.g., Sandy Bridge with DDR3



# Eviction sets in JavaScript




# Eviction sets in JavaScript



 $\rightarrow$  we can distinguish cache hits from cache misses (only  $\approx$  150 cycles difference)!

# Cache attacks in JavaScript: applications

- spying on user behavior: detect mouse and network activity
- covert channel
- · covert channel cross-VM
- website fingerprinting



Yossef Oren et al. "The Spy in the Sandbox: Practical Cache Attacks in JavaScript and their Implications". In: CCS. 2015.

Anatoly Shusterman et al. "Robust Website Fingerprinting Through the Cache Occupancy Channel". In: USENIX Security Symposium. 2019.

# Port contention attacks in browsers

# Port contention attacks: Challenges with JavaScript



1. No high-resolution timers



2. No control on cores



3. No access to specific instructions

#### #1. No high-resolution timers

We just solved this problem:)

Michael Schwarz et al. "Fantastic Timers and Where to Find Them: High-Resolution Microarchitectural Attacks in JavaScript". In: FC. 2017.

### #2. No control on cores

- JavaScript does not have control on cores
- scheduler tries to balance the workload of physical cores
- → exploit JavaScript multi-threading and work with the scheduler



# #3. No access to specific instructions



- sandboxed
- JIT compilation

# #3. No access to specific instructions





- sandboxed
- JIT compilation

- sandboxed
- · compiled from another language
- $\cdot$  smaller, more atomic instructions


# Proof-of-concept native-to-web



Native: C code runs TZCNT x86 instructions (P1 uop) on all physical cores

Web: WebAssembly repeatedly calls i64.ctz and times the execution

# Port contention side-channel in WebAssembly



**Figure 1:** Secret key: 1101001.


- · spatial resolution: 1024 native instructions
- · similar to other web-based cache attacks
- · timers are the main bottleneck

### Port contention covert channel: native-to-web

- · Native: C/x86 sender
- Web: WebAssembly receiver


### Evaluation:

- 200 bit/s of effective data (best bandwidth for a web-based covert channel!)
- **stress** -**m 2**: 170 bit/s
- · stress -m 3: 25 bit/s




# More port contention covert channels

### VM-to-host



80 bit/s bandwidth

### Cross-browser



200 bit/s bandwidth (physical layer), across different browsers!



any shared component is a potential side-channel vector

- · any shared component is a potential side-channel vector
- $\cdot$  it's **really** hard not to share a component

- any shared component is a potential side-channel vector
- it's really hard not to share a component
- micro-architectural attacks require a low-level understanding and control over the components, usually achieved with native code

- any shared component is a potential side-channel vector
- it's really hard not to share a component
- micro-architectural attacks require a low-level understanding and control over the components, usually achieved with native code
- but it's still possible to carry these attacks on from web browsers

# Thank you!

# Micro-architectural attacks: from CPU to browser

Clémentine Maurice, CNRS

@BloodyTangerine

June 15 2022—Summer School on real-world crypto and privacy, Šibenik, Croatia

### References i

Alejandro Cabrera Aldaya, Billy Bob Brumley, Sohaib ul Hassan, Cesar Pereida García, and Nicola Tuveri. "Port Contention for Fun and Profit". In: S&P. 2019.

Alejandro Cabrera Aldaya, Cesar Pereida García, Luis Manuel Alvarez Tapia, and Billy Bob Brumley. "Cache-Timing Attacks on RSA Key Generation". In: *TCHES* (2019).

Atri Bhattacharyya, Alexandra Sandulescu, Matthias Neugschwandtner, Alessandro Sorniotti, Babak Falsafi, Mathias Payer, and Anil Kurmus. "SMoTherSpectre: Exploiting Speculative Execution through Port Contention". In: CCS. 2019.

Claudio Canella, Jo Van Bulck, Michael Schwarz, Moritz Lipp, Benjamin von Berg, Philipp Ortner, Frank Piessens, Dmitry Evtyushkin, and Daniel Gruss. "A Systematic Evaluation of Transient Execution Attacks and Defenses". In: *USENIX Security Symposium*. 2019.

Shaanan Cohney, Andrew Kwong, Shahar Paz, Daniel Genkin, Nadia Heninger, Eyal Ronen, and Yuval Yarom. "Pseudorandom Black Swans: Cache Attacks on CTR\_DRBG". In: S&P. 2020.

David Gullasch, Endre Bangerter, and Stephan Krenn. "Cache Games – Bringing Access-Based Cache Attacks on AES to Practice". In: S&P. 2011.

### References ii

Daniel Gruss, David Bidner, and Stefan Mangard. "Practical Memory Deduplication Attacks in Sandboxed Javascript". In: *ESORICS*. 2015.

Daniel Gruss, Clémentine Maurice, and Stefan Mangard. "Rowhammer.js: A Remote Software-Induced Fault Attack in JavaScript". In: *DIMVA*. 2016.

Berk Gülmezoglu, Mehmet Sinan Inci, Thomas Eisenbarth, and Berk Sunar. "A Faster and More Realistic Flush+Reload Attack on AES". In: COSADE. 2015.

Paul Kocher, Jann Horn, Anders Fogh, Daniel Genkin, Daniel Gruss, Werner Haas, Mike Hamburg, Moritz Lipp, Stefan Mangard, Thomas Prescher, Michael Schwarz, and Yuval Yarom. "Spectre Attacks: Exploiting Speculative Execution". In: S&P. 2019.

Moritz Lipp, Michael Schwarz, Daniel Gruss, Thomas Prescher, Werner Haas, Anders Fogh, Jann Horn, Stefan Mangard, Paul Kocher, Daniel Genkin, Yuval Yarom, and Mike Hamburg. "Meltdown: Reading Kernel Memory from User Space". In: *USENIX Security Symposium*. 2018.

Fangfei Liu, Yuval Yarom, Qian Ge, Gernot Heiser, and Ruby B. Lee. "Last-Level Cache Side-Channel Attacks are Practical". In: S&P. 2015.

### References iii

Clémentine Maurice, Nicolas Le Scouarnec, Christoph Neumann, Olivier Heen, and Aurélien Francillon. "Reverse Engineering Intel Complex Addressing Using Performance Counters". In: *RAID.* 2015.

Clémentine Maurice, Manuel Weber, Michael Schwarz, Lukas Giner, Daniel Gruss, Carlo Alberto Boano, Stefan Mangard, and Kay Römer. "Hello from the Other Side: SSH over Robust Cache Covert Channels in the Cloud". In: NDSS. 2017.

Yossef Oren, Vasileios P Kemerlis, Simha Sethumadhavan, and Angelos D Keromytis. "The Spy in the Sandbox: Practical Cache Attacks in JavaScript and their Implications". In: CCS. 2015.

Dag Arne Osvik, Adi Shamir, and Eran Tromer. "Cache Attacks and Countermeasures: the Case of AES". In: CT-RSA 2006. 2006.

Colin Percival. "Cache missing for fun and profit". In: Proceedings of BSDCan. 2005.

Peter Pessl, Daniel Gruss, Clémentine Maurice, Michael Schwarz, and Stefan Mangard. "DRAMA: Exploiting DRAM Addressing for Cross-CPU Attacks". In: *USENIX Security Symposium*. 2016.

Thomas Rokicki, Clémentine Maurice, and Pierre Laperdrix. "Sok: In search of lost time: A review of javascript timers in browsers". In: EuroS&P. 2021.

### References iv

Thomas Rokicki, Clémentine Maurice, Marina Botvinnik, and Yossi Oren. "Port Contention Goes Portable: Port Contention Side Channels in Web Browsers". In: ASIA CCS. 2022.

Eyal Ronen, Robert Gillham, Daniel Genkin, Adi Shamir, David Wong, and Yuval Yarom. "The 9 Lives of Bleichenbacher's CAT: New Cache ATtacks on TLS Implementations". In: S&P. 2019.

Michael Schwarz, Clémentine Maurice, Daniel Gruss, and Stefan Mangard. "Fantastic Timers and Where to Find Them: High-Resolution Microarchitectural Attacks in JavaScript". In: FC. 2017.

Anatoly Shusterman, Lachlan Kang, Yarden Haskal, Yosef Meltser, Prateek Mittal, Yossi Oren, and Yuval Yarom. "Robust Website Fingerprinting Through the Cache Occupancy Channel". In: *USENIX Security Symposium*. 2019.

Pepe Vila, Pierre Ganty, Marco Guarnieri, and Boris Köpf. "CacheQuery: learning replacement policies from hardware caches". In: *PLDI*. 2020.

Pepe Vila, Boris Köpf, and José F. Morales. "Theory and Practice of Finding Eviction Sets". In: S&P. 2019.

Yuval Yarom and Katrina Falkner. "Flush+Reload: a High Resolution, Low Noise, L3 Cache Side-Channel Attack". In: *USENIX Security Symposium*. 2014.



These slides have been designed using resources from Flaticon.com