Évolution des attaques sur la micro-architecture

Clémentine Maurice, CNRS, CRIStAL


15 Octobre 2021—Journée Sécurité SIF, GDR Sécurité Informatique, RSD et SOC2

• hardware usually modeled as an abstract layer behaving correctly


 hardware usually modeled as an abstract layer behaving correctly, but possible attacks

- hardware usually modeled as an abstract layer behaving correctly, but possible attacks
 - faults: bypassing software protections by causing hardware errors
 - side channels: observing side effects of hardware on computations


- hardware usually modeled as an abstract layer behaving correctly, but possible attacks
 - faults: bypassing software protections by causing hardware errors
 - side channels: observing side effects of hardware on computations



- hardware usually modeled as an abstract layer behaving correctly, but possible attacks
 - faults: bypassing software protections by causing hardware errors
 - side channels: observing side effects of hardware on computations



attack



- retrieving secret keys, keystroke timings
- bypassing OS security (ASLR)

Hardware-based attacks a.k.a physical attacks



VS

Software-based attacks a.k.a micro-architectural attacks



Physical access to hardware

 \rightarrow embedded devices

 $\begin{array}{l} \mbox{Co-located or remote attacker} \\ \rightarrow \mbox{ complex systems} \end{array}$

From small optimizations...



• new microarchitectures yearly

From small optimizations...



- new microarchitectures yearly
- performance improvement $\approx 5\%$

From small optimizations...



- new microarchitectures yearly
- performance improvement $\approx 5\%$
- very small optimizations: caches, branch prediction...

• microarchitectural side channels come from these optimizations

- microarchitectural side channels come from these optimizations
- several processes are sharing microarchitectural components

- microarchitectural side channels come from these optimizations
- several processes are sharing microarchitectural components
- attacker infers information from a (vulnerable) victim process via hardware usage

- microarchitectural side channels come from these optimizations
- several processes are sharing microarchitectural components
- attacker infers information from a (vulnerable) victim process via hardware usage
- pure-software attacks by unprivileged processes

- microarchitectural side channels come from these optimizations
- several processes are sharing microarchitectural components
- attacker infers information from a (vulnerable) victim process via hardware usage
- pure-software attacks by unprivileged processes
- sequences of benign-looking actions \rightarrow hard to detect

Historical recap of past attacks

Historical recap of past attacks

Recent advances

Historical recap of past attacks

Recent advances

Future and challenges

Historical Recap

Implementation



&





Algorithm 1: Square-and-multiply exponentiation				
Input: base b, exponent e, modulus n				
Output: b ^e mod n				
$X \leftarrow 1$				
for $i \leftarrow bitlen(e)$ downto 0 do				
$X \leftarrow multiply(X, X)$				
if $e_i = 1$ then				
$X \leftarrow \text{multiply}(X, b)$				
end				
end				

return X



1. Which software implementation is vulnerable?

2. Which hardware component is vulnerable?


1. Which software implementation is vulnerable?

State of the art (more or less)

- 1. Spend too much time reading OpenSSL code
- 2. Find vulnerability
- 3. Exploit it manually using known side channel \rightarrow e.g. CPU cache
- 4. Publish
- 5. goto step 1

For example: CVE-2016-0702, CVE-2016-2178, CVE-2016-7440, CVE-2016-7439, CVE-2016-7438,


CVE-2018-0495, CVE-2018-0737, CVE-2018-10846, CVE-2019-9495, CVE-2019-13627, CVE-2019-13628,





State of the art (more or less)

- 1. Spend too much time reading Intel manuals
- 2. Find weird behavior in corner cases
- 3. Exploit it
- 4. Publish
- 5. goto step 1



From theoretical to practical cache attacks

- first theoretical attack in 1996 by Kocher
- first practical attack on RSA in 2005 by Percival, on AES in 2006 by Osvik et al.
- renewed interest for the field in 2014 after Flush+Reload by Yarom and Falkner

P. C. Kocher. "Timing Attacks on Implementations of Diffe-Hellman, RSA, DSS, and Other Systems". In: Crypto'96. 1996.

C. Percival. "Cache missing for fun and profit". In: Proceedings of BSDCan. 2005.

D. A. Osvik, A. Shamir, and E. Tromer. "Cache Attacks and Countermeasures: the Case of AES". In: CT-RSA 2006. 2006.

Y. Yarom and K. Falkner. "Flush+Reload: a High Resolution, Low Noise, L3 Cache Side-Channel Attack". In: USENIX Security Symposium. 2014.

Hyper-threading: Same-core attacks

• threads sharing one core share resources: L1, L2 cache, branch predictor





Figure 2-1. Intel microarchitecture code name Sandy Bridge Pipeline Functionality

Possible side channels using components shared by a core?


Possible side channels using components shared by a core?

Stop sharing a core!





• L1 and L2 are private



- L1 and L2 are private
- last-level cache
 - divided in slices
 - shared across cores
 - inclusive



Cache



Cache

Data loaded in a specific set depending on its address



Cache

Data loaded in a specific set depending on its address

Several ways per set



Cache

Data loaded in a specific set depending on its address

Several ways per set

Cache line loaded in a specific way depending on the replacement policy

• caches improve performance


- · caches improve performance
- + SRAM is expensive \rightarrow small caches


- · caches improve performance
- + SRAM is expensive \rightarrow small caches
- different timings for memory accesses

- caches improve performance
- + SRAM is expensive \rightarrow small caches
- different timings for memory accesses
 - 1. data is cached \rightarrow cache hit \rightarrow fast


- caches improve performance
- + SRAM is expensive \rightarrow small caches
- different timings for memory accesses
 - 1. data is cached \rightarrow cache hit \rightarrow fast
 - 2. data is not cached \rightarrow cache miss \rightarrow slow

- caches improve performance
- + SRAM is expensive \rightarrow small caches
- different timings for memory accesses
 - 1. data is cached \rightarrow cache hit \rightarrow fast
 - 2. data is not cached \rightarrow cache miss \rightarrow slow
- cache attacks leverage this timing difference






Step 1: Attacker maps shared library (shared memory, in cache)




Step 1: Attacker maps shared library (shared memory, in cache)



Step 1: Attacker maps shared library (shared memory, in cache)


Step 2: Attacker flushes the shared cache line



Step 1: Attacker maps shared library (shared memory, in cache)

Step 2: Attacker flushes the shared cache line

Step 3: Victim loads the data



Step 1: Attacker maps shared library (shared memory, in cache)

Step 2: Attacker flushes the shared cache line

Step 3: Victim loads the data

Step 4: Attacker reloads the data

- cross-VM side channel attacks on crypto algorithms
 - RSA: 96.7% of secret key bits in a single signature
 - AES: full key recovery in 30000 dec. (a few seconds)
- covert channels in native environments cross-VM: 298 KBps

Y. Yarom and K. Falkner. "Flush+Reload: a High Resolution, Low Noise, L3 Cache Side-Channel Attack". In: USENIX Security Symposium. 2014

B. Gülmezoglu et al. "A Faster and More Realistic Flush+Reload Attack on AES". In: Constructive Side-Channel Analysis and Secure Design (COSADE). 2015

• high spatial resolution: 1 cache line (64 Bytes)

- high spatial resolution: 1 cache line (64 Bytes)
- but requires shared memory + clflush instruction

- high spatial resolution: 1 cache line (64 Bytes)
- but requires shared memory + clflush instruction
- \rightarrow memory deduplication between VMs

Possible side channels using memory deduplication?

Possible side channels using memory deduplication?


Disable memory deduplication!

	1			
 _		 		
 _		 		

Victim address space

Cache

Attacker address space




Step 1: Attacker primes, *i.e.*, fills, the cache (no shared memory)




Step 1: Attacker primes, *i.e.*, fills, the cache (no shared memory)

Step 2: Victim evicts cache lines while running



Step 1: Attacker primes, *i.e.*, fills, the cache (no shared memory)


Step 2: Victim evicts cache lines while running



Step 1: Attacker primes, *i.e.*, fills, the cache (no shared memory)

Step 2: Victim evicts cache lines while running

Step 3: Attacker probes data to determine if set has been accessed



Step 1: Attacker primes, *i.e.*, fills, the cache (no shared memory)

Step 2: Victim evicts cache lines while running

Step 3: Attacker probes data to determine if set has been accessed

We need to evict caches lines without clflush or shared memory:

- 1. which addresses do we access to have congruent cache lines?
- 2. without any privilege?
- 3. and in which order do we access them?

We need:

- 1. an eviction set: addresses in the same set, in the same slice (issue #1 and #2)
- 2. an eviction strategy (issue #3)

- cross-VM side channel attacks on crypto algorithms:
 - El Gamal (sliding window): full key recovery in 12 min.
- tracking user behavior in the browser, in JavaScript
- covert channels between virtual machines in the cloud

F. Liu et al. "Last-Level Cache Side-Channel Attacks are Practical". In: S&P'15. 2015.

Y. Oren et al. "The Spy in the Sandbox: Practical Cache Attacks in JavaScript and their Implications". In: CCS'15. 2015.

C. Maurice et al. "Hello from the Other Side: SSH over Robust Cache Covert Channels in the Cloud". In: NDSS'17. 2017.

Possible side channels using components shared by a CPU?

Possible side channels using components shared by a CPU?

Stop sharing a CPU!?

Recent Advances



- novel class of attacks \neq side-channel attacks
- discovered in 2018 with Spectre and Meltdown

C. Canella et al. "A Systematic Evaluation of Transient Execution Attacks and Defenses". In: USENIX Security Symposium. 2019 https://transient.fail/



- novel class of attacks \neq side-channel attacks
- discovered in 2018 with Spectre and Meltdown
- SO MANY VARIANTS

C. Canella et al. "A Systematic Evaluation of Transient Execution Attacks and Defenses". In: USENIX Security Symposium. 2019 https://transient.fail/

- CPU avoids waiting for input data or availability of execution units
- $\rightarrow~$ out-of-order execution and speculation
 - sequential semantics is preserved

- CPU avoids waiting for input data or availability of execution units
- ightarrow out-of-order execution and speculation
 - sequential semantics is preserved
 - some instructions are never committed, *i.e.*, finally executed
 - instructions that cause an exception + following instructions
 - instructions in branches that are mispredicted
 - these instructions are called transient instructions

- CPU avoids waiting for input data or availability of execution units
- ightarrow out-of-order execution and speculation
 - sequential semantics is preserved
 - some instructions are never committed, *i.e.*, finally executed
 - instructions that cause an exception + following instructions
 - instructions in branches that are mispredicted
 - these instructions are called transient instructions
 - architectural state \rightarrow everything is fine

- issue: instructions not committed leave traces in microarchitecture
- microarchitectural state is not supposed to be visible...
- ... but we know how to recover the state of caches





- issue: instructions not committed leave traces in microarchitecture
- microarchitectural state is not supposed to be visible...
- ... but we know how to recover the state of caches
- microarchitectural state \rightarrow everything is not fine



- issue: instructions not committed leave traces in microarchitecture
- microarchitectural state is not supposed to be visible...
- ... but we know how to recover the state of caches
- microarchitectural state \rightarrow everything is not fine
- leaking kernel memory, recovering passwords...

Transient execution attacks



- issue: instructions not committed leave traces in microarchitecture
- microarchitectural state is not supposed to be visible...
- ... but we know how to recover the state of caches
- microarchitectural state \rightarrow everything is not fine
- leaking kernel memory, recovering passwords...
- difficult to fix: lazy error handling was a bug, but speculative execution is a feature!

Porting micro-architectural attacks to the Web

Porting micro-architectural attacks to the Web


 side-channel attacks on the cache, DRAM, MMU, (...), and transient execution attacks like Spectre, ret2spec, RIDL, (...), are coming to web browsers



- very low-level attacks in a high-level language with many abstraction layers in between
- complex but not impossible to perform
- fundamentally hard or impossible to fix in the browser

T. Rokicki, C. Maurice, and P. Laperdrix. "Sok: In search of lost time: A review of javascript timers in browsers". In: EuroS&P'21. 2021

JS and timers: A complicated history



T. Rokicki, C. Maurice, and P. Laperdrix. "Sok: In search of lost time: A review of javascript timers in browsers". In: EuroS&P'21. 2021

JS and timers: A complicated history



- initial countermeasures: lowering timer resolution
- browsers are adopting better isolation between websites (e.g., Site Isolation) to counter transient execution attacks
- back to higher timer resolution for usability \rightarrow side-channel attacks are possible again!

T. Rokicki, C. Maurice, and P. Laperdrix. "Sok: In search of lost time: A review of javascript timers in browsers". In: EuroS&P'21. 2021

Automating vulnerability and side channel discovery

Automating vulnerability and side channel discovery



ARTIFACT EVALUATED PASSED

modern CPUs, the actual implementation, i.e., the microarchitecture, is abstracted into the documented architecture. This abstraction also enables CPU vendors to introduce transparent optimizations in the microarchitecture without requiring changes in the architecture. However, these optimizations regularly introduce new side channels that attackers can ex-

Although new side channels are commonly found, discovering a side channel typically requires manual effort and a deep understanding of the underlying microarchitecture. Moreover, with multiple thousand variants of instructions available on the x86 architecture alone [1], the number of possible side effects that can occur when combining instructions is too large Unice manually identified side channels

Reproducible research?

Reproducible research?



- research on micro-architectural attacks is very difficult to reproduce
- advances: code sharing and Artifact Evaluation at major conferences like USENIX Security or ASPLOS
- ANR ARCHI-SEC: leveraging gem5 to improve reproducibility and build countermeasures (joint project with Télécom Paris, LIRMM, Laboratoire Hubert Curien, SECURE-IC, CRISTAL)

Future and Challenges

- · lack of documentation on microarchitectural components
- which components are vulnerable to these attacks?
- which software is vulnerable to these attacks?
- why do we still manually find vulnerabilities when we have automated tools?
- how to prevent attacks based on performance optimizations without removing performance?

- first paper by Kocher in 1996: 25 years of research in this area
- domain still in expansion: increasing number of papers published since 2015
- adopted countermeasures mainly target cryptographic implementations
- still a lot more to discover!
- quick fixes don't work
- still a lot more work needed to find satisfying countermeasures

Thank you!

Contact

- ✓ clementine.maurice@inria.fr
- ✓ @BloodyTangerine

Évolution des attaques sur la micro-architecture

Clémentine Maurice, CNRS, CRIStAL

15 Octobre 2021—Journée Sécurité SIF, GDR Sécurité Informatique, RSD et SOC2