Cache side-channel attacks

Lab: Monitoring keystroke timing with no privilege

Clémentine Maurice, CNRS, IRISA

July 13, 2018—Summer School Cyber in Occitanie 2018, Montpellier, France

· Clémentine Maurice

- Full-time CNRS researcher (Chargée de Recherche)
- IRISA lab, EMSEC group
- 🗠 clementine.maurice@irisa.fr
- 🕊 @BloodyTangerine



 everyday hardware: servers, workstations, laptops, smartphones...



 everyday hardware: servers, workstations, laptops, smartphones...

• remote side-channel attacks

\cdot safe software infrastructure \rightarrow no bugs, e.g., Heartbleed

- \cdot safe software infrastructure \rightarrow no bugs, e.g., Heartbleed
- \cdot does not mean safe execution

- \cdot safe software infrastructure \rightarrow no bugs, e.g., Heartbleed
- \cdot does not mean safe execution
- information leaks because of the hardware it runs on
- $\cdot\,$ no "bug" in the sense of a mistake \rightarrow lots of performance optimizations

- \cdot safe software infrastructure \rightarrow no bugs, e.g., Heartbleed
- \cdot does not mean safe execution
- information leaks because of the hardware it runs on
- $\cdot\,$ no "bug" in the sense of a mistake \rightarrow lots of performance optimizations
- $\rightarrow\,$ crypto and sensitive info., e.g., keystrokes and mouse movements

• via power consumption, electromagnetic leaks

Sources of leakage



- via power consumption, electromagnetic leaks
 - $\rightarrow\,$ targeted attacks, physical access

- via power consumption, electromagnetic leaks
 - ightarrow targeted attacks, physical access
- \cdot via shared hardware and microarchitecture

- via power consumption, electromagnetic leaks
 - ightarrow targeted attacks, physical access
- \cdot via shared hardware and microarchitecture
 - \rightarrow remote attacks



From small optimizations to side channels



• new microarchitectures yearly



- new microarchitectures yearly
- + performance improvement $\approx 5\%$



- new microarchitectures yearly
- + performance improvement $\approx 5\%$
- very small optimizations: caches, branch prediction...



- new microarchitectures yearly
- + performance improvement $\approx 5\%$
- very small optimizations: caches, branch prediction...
- ... leading to side channels



- new microarchitectures yearly
- + performance improvement $\approx 5\%$
- very small optimizations: caches, branch prediction...
- ... leading to side channels
- no documentation on this intellectual property

 \cdot "Intel x86 documentation has more pages than the 6502 has transistors"

Ken Shirriff, http://www.righto.com/2013/09/intel-x86-documentation-has-more-pages.html

- "Intel x86 documentation has more pages than the 6502 has transistors"
- 6502: 8-bit microprocessor, used in the Apple II, Commodore 64, Atari 800...

Ken Shirriff, http://www.righto.com/2013/09/intel-x86-documentation-has-more-pages.html

- "Intel x86 documentation has more pages than the 6502 has transistors"
- 6502: 8-bit microprocessor, used in the Apple II, Commodore 64, Atari 800...
 - · year: 1975 \rightarrow 3510 transistors

Ken Shirriff, http://www.righto.com/2013/09/intel-x86-documentation-has-more-pages.html

- \cdot "Intel x86 documentation has more pages than the 6502 has transistors"
- 6502: 8-bit microprocessor, used in the Apple II, Commodore 64, Atari 800...
 - year: 1975 \rightarrow 3510 transistors
- 22-core Intel Xeon Broadwell-E5

Ken Shirriff, http://www.righto.com/2013/09/intel-x86-documentation-has-more-pages.html

- \cdot "Intel x86 documentation has more pages than the 6502 has transistors"
- 6502: 8-bit microprocessor, used in the Apple II, Commodore 64, Atari 800...
 - year: 1975 \rightarrow 3510 transistors
- 22-core Intel Xeon Broadwell-E5
 - year: 2016 \rightarrow 7.2 billion transistors

Ken Shirriff, http://www.righto.com/2013/09/intel-x86-documentation-has-more-pages.html

- \cdot "Intel x86 documentation has more pages than the 6502 has transistors"
- 6502: 8-bit microprocessor, used in the Apple II, Commodore 64, Atari 800...
 - year: 1975 \rightarrow 3510 transistors
- 22-core Intel Xeon Broadwell-E5
 - year: 2016 \rightarrow 7.2 billion transistors
- Intel Software Developer's Manuals (sept. 2016): 4670 pages

Ken Shirriff, http://www.righto.com/2013/09/intel-x86-documentation-has-more-pages.html

- \cdot "Intel x86 documentation has more pages than the 6502 has transistors"
- 6502: 8-bit microprocessor, used in the Apple II, Commodore 64, Atari 800...
 - year: 1975 \rightarrow 3510 transistors
- 22-core Intel Xeon Broadwell-E5
 - year: 2016 \rightarrow 7.2 billion transistors
- Intel Software Developer's Manuals (sept. 2016): 4670 pages
- (there are actually more manuals than just the SDM)

Ken Shirriff, http://www.righto.com/2013/09/intel-x86-documentation-has-more-pages.html

- Background on cache attacks
- Side-channel attacks on keystroke timings
- Step-by-step attack
- Countermeasures
- Conclusion

Background on cache attacks

MOV-Move

Opcode	Instruction	Op/ En	64-Bit Mode	Compat/ Leg Mode	Description
88 /r	MOV r/m8,r8	MR	Valid	Valid	Move r8 to r/m8.
REX + 88 /r	MOV <i>r/m8^{***,} r8^{***}</i>	MR	Valid	N.E.	Move <i>r8</i> to <i>r/m8.</i>
89 /r	MOV r/m16,r16	MR	Valid	Valid	Move <i>r16</i> to <i>r/m16.</i>
89 /r	MOV r/m32,r32	MR	Valid	Valid	Move <i>r32</i> to <i>r/m32.</i>
REX.W + 89 /r	MOV r/m64,r64	MR	Valid	N.E.	Move <i>r64</i> to <i>r/m64.</i>
8A /r	MOV <i>r8,r/m8</i>	RM	Valid	Valid	Move <i>r/m8</i> to <i>r8.</i>
REX + 8A /r	MOV r8***,r/m8***	RM	Valid	N.E.	Move <i>r/m8</i> to <i>r8.</i>
8B /r	MOV r16,r/m16	RM	Valid	Valid	Move <i>r/m16</i> to <i>r16.</i>
8B /r	MOV <i>r32,r/m32</i>	RM	Valid	Valid	Move <i>r/m32</i> to <i>r32.</i>
REX.W + 8B /r	MOV r64,r/m64	RM	Valid	N.E.	Move <i>r/m64</i> to <i>r64.</i>
8C /r	MOV r/m16,Sreg**	MR	Valid	Valid	Move segment register to r/m16.
REX.W + 8C /r	MOV r/m64,Sreg**	MR	Valid	Valid	Move zero extended 16-bit segment register to <i>r/m64.</i>
8E /r	MOV Sreg,r/m16**	RM	Valid	Valid	Move <i>r/m16</i> to segment register.
REX.W + 8E /r	MOV Sreg,r/m64**	RM	Valid	Valid	Move <i>lower 16 bits of r/m64</i> to segment register.
AO	MOV AL,moffs8*	FD	Valid	Valid	Move byte at (<i>seg:offset</i>) to AL.
REX.W + AO	MOV AL, moffs8*	FD	Valid	N.E.	Move byte at (offset) to AL.
A1	MOV AX,moffs16*	FD	Valid	Valid	Move word at (seg:offset) to AX.
A1	MOV EAX,moffs32*	FD	Valid	Valid	Move doubleword at (seg:offset) to EAX.
REX.W + A1	MOV RAX, moffs64*	FD	Valid	N.E.	Move quadword at (offset) to RAX.

64-Bit Mode Excep	tions	
#GP(0)	If the memory address is in a non-canonical form.	
	If an attempt is made to load SS register with NULL segment selector when CPL = 3.	
	If an attempt is made to load SS register with NULL segment selector when CPL < 3 and CPL \neq RPL.	
#GP(selector)	If segment selector index is outside descriptor table limits.	
	If the memory access to the descriptor table is non-canonical.	
	If the SS register is being loaded and the segment selector's RPL and the segment descriptor's DPL are not equal to the CPL.	
	If the SS register is being loaded and the segment pointed to is a nonwritable data segment.	
	If the DS, ES, FS, or GS register is being loaded and the segment pointed to is not a data or readable code segment.	
	If the DS, ES, FS, or GS register is being loaded and the segment pointed to is a data or nonconforming code segment, but both the RPL and the CPL are greater than the DPL.	
#SS(0)	If the stack address is in a non-canonical form.	
#SS(selector)	If the SS register is being loaded and the segment pointed to is marked not present.	
<pre>#PF(fault-code)</pre>	If a page fault occurs.	
#AC(0)	If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.	
#UD	If attempt is made to load the CS register.	
	If the LOCK prefix is used.	

11

 \cdot lots of exceptions for mov

- \cdot lots of exceptions for mov
- \cdot but accessing data loads it to the cache

- \cdot lots of exceptions for $mo\nu$
- but accessing data loads it to the cache
- \rightarrow side effects on computations!



• data can reside in



 \cdot data can reside in

• CPU registers



 \cdot data can reside in

- CPU registers
- different levels of the CPU cache


 $\cdot\,$ data can reside in

- CPU registers
- different levels of the CPU cache
- main memory



 $\cdot\,$ data can reside in

- CPU registers
- different levels of the CPU cache
- main memory
- disk storage



• L1 and L2 are private



- L1 and L2 are private
- last-level cache



- L1 and L2 are private
- last-level cache
 - divided in slices



- L1 and L2 are private
- last-level cache
 - \cdot divided in slices
 - shared across cores



- L1 and L2 are private
- last-level cache
 - \cdot divided in slices
 - shared across cores
 - inclusive

Address Index Offset

Cache



Cache

Data loaded in a specific set depending on its address



Cache

Data loaded in a specific set depending on its address

Several ways per set



Cache

Data loaded in a specific set depending on its address

Several ways per set

Cache line loaded in a specific way depending on the replacement policy





cache hits cache misses



 $\cdot\,$ cache attacks \rightarrow exploit timing differences of memory accesses

- $\cdot\,$ cache attacks \rightarrow exploit timing differences of memory accesses
- $\cdot\,$ attacker monitors which lines are accessed, not the content

- $\cdot\,$ cache attacks \rightarrow exploit timing differences of memory accesses
- \cdot attacker monitors which lines are accessed, not the content
- covert channel: two processes communicating with each other
 - not allowed to do so, e.g., across VMs

- $\cdot\,$ cache attacks \rightarrow exploit timing differences of memory accesses
- $\cdot\,$ attacker monitors which lines are accessed, not the content
- covert channel: two processes communicating with each other
 - not allowed to do so, e.g., across VMs
- side-channel attack: one malicious process spies on benign processes
 - e.g., steals crypto keys, spies on keystrokes

- two (main) techniques
 - 1. Flush+Reload (Gullasch et al., Osvik et al., Yarom et al.)
 - 2. Prime+Probe (Percival, Osvik et al., Liu et al.)
- exploitable on x86 and ARM

D. Gullasch et al. "Cache Games – Bringing Access-Based Cache Attacks on AES to Practice". In: S&P'11. 2011.

Y. Yarom et al. "Flush+Reload: a High Resolution, Low Noise, L3 Cache Side-Channel Attack". In: USENIX Security Symposium. 2014.

D. A. Osvik et al. "Cache Attacks and Countermeasures: the Case of AES". In: CT-RSA 2006. 2006.

C. Percival. "Cache missing for fun and profit". In: Proceedings of BSDCan. 2005.

F. Liu et al. "Last-Level Cache Side-Channel Attacks are Practical". In: S&P'15. 2015.



Step 1: Attacker maps shared library (shared memory, in cache)



Step 1: Attacker maps shared library (shared memory, in cache)



Step 1: Attacker maps shared library (shared memory, in cache)

Step 2: Attacker flushes the shared cache line



Step 1: Attacker maps shared library (shared memory, in cache)

Step 2: Attacker flushes the shared cache line

Step 3: Victim loads the data



Step 1: Attacker maps shared library (shared memory, in cache)

Step 2: Attacker flushes the shared cache line

Step 3: Victim loads the data

Step 4: Attacker reloads the data

What if there is no shared memory?











- inclusive LLC: superset of L1 and L2
- data evicted from the LLC is also evicted from L1 and L2



- inclusive LLC: superset of L1 and L2
- data evicted from the LLC is also evicted from L1 and L2
- a core can evict lines in the private L1 of another core

[

Victim address space

Cache

Attacker address space



Step 1: Attacker primes, *i.e.*, fills, the cache (no shared memory)



Step 1: Attacker primes, *i.e.*, fills, the cache (no shared memory)

Step 2: Victim evicts cache lines while running



Step 1: Attacker primes, *i.e.*, fills, the cache (no shared memory)

Step 2: Victim evicts cache lines while running



Step 1: Attacker primes, *i.e.*, fills, the cache (no shared memory)

Step 2: Victim evicts cache lines while running

Step 3: Attacker probes data to determine if set has been accessed



Step 1: Attacker primes, *i.e.*, fills, the cache (no shared memory)

Step 2: Victim evicts cache lines while running

Step 3: Attacker probes data to determine if set has been accessed
We need to evict caches lines without **clflush** or shared memory:

- 1. which addresses do we access to have congruent cache lines?
- 2. without any privilege?
- 3. and in which order do we access them?

We need to evict caches lines without **clflush** or shared memory:

- 1. which addresses do we access to have congruent cache lines?
- 2. without any privilege?
- 3. and in which order do we access them?

Last-level cache addressing



- $\cdot\,$ last-level cache \rightarrow as many slices as cores
- undocumented hash function that maps a physical address to a slice
- designed for performance



Undocumented function \rightarrow impossible to target the same set in the same slice



\rightarrow We reverse-engineered it!

C. Maurice et al. "Reverse Engineering Intel Complex Addressing Using Performance Counters". In: RAID'15. 2015.

Side-channel attacks on keystroke timings

Challenges in exploiting cache leakage

- how to locate key-dependent memory accesses?
- \cdot it's complicated
 - large binaries and libraries (third-party code)
 - many libraries (gedit: 60MB)
 - · closed-source or unknown binaries
 - self-compiled binaries
- difficult to find all exploitable addresses

· locating event-dependent memory access \rightarrow Cache Template Attacks

D. Gruss et al. "Cache Template Attacks: Automating Attacks on Inclusive Last-Level Caches". In: USENIX Security Symposium. 2015.

- + locating event-dependent memory access \rightarrow Cache Template Attacks
- learning phase

D. Gruss et al. "Cache Template Attacks: Automating Attacks on Inclusive Last-Level Caches". In: USENIX Security Symposium. 2015.

- + locating event-dependent memory access \rightarrow Cache Template Attacks
- learning phase
 - 1. shared library or executable is mapped

D. Gruss et al. "Cache Template Attacks: Automating Attacks on Inclusive Last-Level Caches". In: USENIX Security Symposium. 2015.

- + locating event-dependent memory access \rightarrow Cache Template Attacks
- learning phase
 - 1. shared library or executable is mapped
 - 2. trigger an event while Flush+Reload one address

D. Gruss et al. "Cache Template Attacks: Automating Attacks on Inclusive Last-Level Caches". In: USENIX Security Symposium. 2015.

- + locating event-dependent memory access \rightarrow Cache Template Attacks
- learning phase
 - 1. shared library or executable is mapped
 - 2. trigger an event while Flush+Reload one address
 - ightarrow cache hit: address used by the library/executable

D. Gruss et al. "Cache Template Attacks: Automating Attacks on Inclusive Last-Level Caches". In: USENIX Security Symposium. 2015.

- + locating event-dependent memory access \rightarrow Cache Template Attacks
- learning phase
 - 1. shared library or executable is mapped
 - 2. trigger an event while Flush+Reload one address
 - ightarrow cache hit: address used by the library/executable
 - 3. repeat step 2 for every address

D. Gruss et al. "Cache Template Attacks: Automating Attacks on Inclusive Last-Level Caches". In: USENIX Security Symposium. 2015.



Step 1: Attacker maps shared library (shared memory, in cache), cache is empty



Step 1: Attacker maps shared library (shared memory, in cache), cache is empty

Step 2: Attacker triggers an event



Step 1: Attacker maps shared library (shared memory, in cache), cache is empty

Step 2: Attacker triggers an event, checks cache hit



Step 1: Attacker maps shared library (shared memory, in cache), cache is empty

Step 2: Attacker triggers an event, checks cache hit, flushes the line



Step 1: Attacker maps shared library (shared memory, in cache), cache is empty
Step 2: Attacker triggers an event, checks cache hit, flushes the line
Step 3: Repeat for same pair (event_i, address_i) and update cache hit count



Step 1: Attacker maps shared library (shared memory, in cache), cache is empty
Step 2: Attacker triggers an event, checks cache hit, flushes the line
Step 3: Repeat for same pair (event_i, address_j) and update cache hit count
Step 4: Repeat for next pair (event_i, address_{j+1}), ...



Step 1: Attacker maps shared library (shared memory, in cache), cache is empty
Step 2: Attacker triggers an event, checks cache hit, flushes the line
Step 3: Repeat for same pair (event_i, address_j) and update cache hit count
Step 4: Repeat for next pair (event_i, address_{j+1}), ...

Cache template matrix: how many cache hits for each pair (event, address)?



Addresses

Cache template matrix: how many cache hits for each pair (event, address)?



Profiling Phase (several events)

Cache template matrix: how many cache hits for each pair (event, address)?



Exploitation phase: keystrokes

- high-resolution timers \rightarrow precise inter-keystroke timing
- monitoring two addresses for keys and space
- future work: infer typed words with Hidden Markov Models



M. Lipp et al. "ARMageddon: Cache Attacks on Mobile Devices". In: USENIX Security Symposium. 2016

Exploitation phase: taps and swipes on smartphones

distinguishing between different types of events by monitoring access time



M. Lipp et al. "ARMageddon: Cache Attacks on Mobile Devices". In: USENIX Security Symposium. 2016.

• obtaining precise timings is easy

- obtaining precise timings is easy
- further computations are needed to derive typed words

- obtaining precise timings is easy
- further computations are needed to derive typed words
- but the attack also allows distinguishing key groups

- obtaining precise timings is easy
- further computations are needed to derive typed words
- but the attack also allows distinguishing key groups
- \rightarrow reduces search space for, e.g., password retrieval

Step-by-step attack

- we need:
 - a machine running on Linux (not virtualized)
 - an Intel CPU

- we need:
 - a machine running on Linux (not virtualized)
 - an Intel CPU
- I will demonstrate the steps on my machine but everything is ready so that you can try on yours during this session
- \cdot find a lab partner if you don't have the right setup

• clone the repository:

git clone https://github.com/clementine-m/cache_template_attacks.git

- \cdot three folders
 - 1. calibration
 - 2. profiling
 - 3. exploitation

• clone the repository:

git clone https://github.com/clementine-m/cache_template_attacks.git

- \cdot three folders
 - 1. calibration
 - 2. profiling
 - 3. exploitation
- note: if you insist on using Windows, you can find some tools in the original git repository https://github.com/IAIK/cache_template_attacks, but | don't provide any Windows assistance :)

#1. Calibration

How every timing attack works:

- learn timing of different corner cases
- later, we recognize these corner cases by timing only

cd calibration
make
./calibration
- 1. build two cases: cache hits and cache misses
- 2. time each case many times (get rid of noise)

- 1. build two cases: cache hits and cache misses
- 2. time each case many times (get rid of noise)
- 3. we have a histogram!

- 1. build two cases: cache hits and cache misses
- 2. time each case many times (get rid of noise)
- 3. we have a histogram!
- 4. find a threshold to distinguish the two cases

Loop:

- 1. measure time
- 2. access variable (always cache hit)
- 3. measure time
- 4. update histogram with delta

Loop:

- 1. measure time
- 2. access variable (always cache miss)
- 3. measure time
- 4. update histogram with delta
- 5. flush variable (clflush instruction)

- very short timings
- rdtsc instruction: cycle-accurate timestamps

- very short timings
- rdtsc instruction: cycle-accurate timestamps

```
[...]
rdtsc
function()
rdtsc
[...]
```

• do you measure what you think you measure?

- do you measure what you think you measure?
- out-of-order execution

- do you measure what you think you measure?
- $\cdot \, \, \text{out-of-order}$ execution \rightarrow what is really executed

rdtsc	rdtsc	rdtsc
function()	[]	rdtsc
[]	rdtsc	<pre>function()</pre>
rdtsc	function()	[]

• use pseudo-serializing instruction rdtscp (recent CPUs)

- use pseudo-serializing instruction rdtscp (recent CPUs)
- and/or use serializing instructions like cpuid

- use pseudo-serializing instruction rdtscp (recent CPUs)
- and/or use serializing instructions like cpuid
- and/or use fences like mfence

- use pseudo-serializing instruction rdtscp (recent CPUs)
- and/or use serializing instructions like cpuid
- and/or use fences like mfence

Intel, How to Benchmark Code Execution Times on Intel IA-32 and IA-64 Instruction Set Architectures White Paper, December 2010.

cache hits cache misses



- \cdot as high as possible
- most cache hits are below
- no cache miss below



cache hits cache misses

#2. Profiling

Open gedit

(Very) ugly one-liner, from the README of the repository

\$ cat /proc/`ps -A | grep gedit | grep -oE "^[0-9]+"`/maps |
grep r-x | grep libgedit

Open gedit

(Very) ugly one-liner, from the README of the repository

\$ cat /proc/`ps -A | grep gedit | grep -oE "^[0-9]+"`/maps |
grep r-x | grep libgedit

If you cannot copy paste ;)

Resulting line (memory range, access rights, offset, -, -, file name)

7f6e681ea000-7f6e682c3000 r-xp 00000000 fd:01 6423718

Change value of **#define MIN_CACHE_MISS_CYCLES** to your threshold

Change value of **#define MIN_CACHE_MISS_CYCLES** to your threshold

\$ make \$ sleep 3; ./profiling 200 7f6e681ea000-7f6e682c3000 r-xp 00000000 fd:01 6423718 /usr/lib/x86_64-linux-gnu/gedit/libgedit.so

... And hold down key in the targeted program

Profiling (a tiny bit faster)

You are probably not seeing a lot of cache hits

We are searching for hits from offset 0 of the library \rightarrow nothing handles keystrokes there

We are searching for hits from offset 0 of the library

ightarrow nothing handles keystrokes there

Normally, run the template attack on the whole library but takes a while

- We are searching for hits from offset 0 of the library
- ightarrow nothing handles keystrokes there

Normally, run the template attack on the whole library but takes a while Let's start from a different offset, skipping all non executable parts

\$ sleep 3; ./profiling 200 7f6e681ea000-7f6e682c3000 r-xp
20000 fd:01 6423718 /usr/lib/x86_64-linux-gnu/gedit/libgedit.so

- We are searching for hits from offset 0 of the library
- ightarrow nothing handles keystrokes there

Normally, run the template attack on the whole library but takes a while Let's start from a different offset, skipping all non executable parts

\$ sleep 3; ./profiling 200 7f6e681ea000-7f6e682c3000 r-xp
20000 fd:01 6423718 /usr/lib/x86_64-linux-gnu/gedit/libgedit.so

Save offsets with many cache hits!

- We are searching for hits from offset 0 of the library
- ightarrow nothing handles keystrokes there

Normally, run the template attack on the whole library but takes a while Let's start from a different offset, skipping all non executable parts

\$ sleep 3; ./profiling 200 7f6e681ea000-7f6e682c3000 r-xp
20000 fd:01 6423718 /usr/lib/x86_64-linux-gnu/gedit/libgedit.so

Save offsets with many cache hits!

Ideally, start the profiling without triggering any event to eliminate false positives

Output

<pre>/usr/lib/x86_64-linux-gnu/gedit/libgedit.so,</pre>	0x20e40,	15
<pre>/usr/lib/x86_64-linux-gnu/gedit/libgedit.so,</pre>	0x20e80,	27
<pre>/usr/lib/x86_64-linux-gnu/gedit/libgedit.so,</pre>	0x20ec0,	7
<pre>/usr/lib/x86_64-linux-gnu/gedit/libgedit.so,</pre>	0x20f00,	10
<pre>/usr/lib/x86_64-linux-gnu/gedit/libgedit.so,</pre>	0x20f40,	16
<pre>/usr/lib/x86_64-linux-gnu/gedit/libgedit.so,</pre>	0x20f80,	13
<pre>/usr/lib/x86_64-linux-gnu/gedit/libgedit.so,</pre>	0x20fc0,	10
<pre>/usr/lib/x86_64-linux-gnu/gedit/libgedit.so,</pre>	0x21000,	18
<pre>/usr/lib/x86_64-linux-gnu/gedit/libgedit.so,</pre>	0x21040,	15
<pre>/usr/lib/x86_64-linux-gnu/gedit/libgedit.so,</pre>	0x21080,	3
<pre>/usr/lib/x86_64-linux-gnu/gedit/libgedit.so,</pre>	0x210c0,	1

#3. Exploitation

Change value of **#define MIN_CACHE_MISS_CYCLES** to your threshold

Change value of **#define MIN_CACHE_MISS_CYCLES** to your threshold

\$ make

\$./spy <file> <offset>

Change value of **#define MIN_CACHE_MISS_CYCLES** to your threshold

\$ make

\$./spy <file> <offset>

Let's try some offset:

Change value of **#define MIN_CACHE_MISS_CYCLES** to your threshold

\$ make
\$./spy <file> <offset>

Let's try some offset: lots of cache hits for 0x20c40!!!

./spy /usr/lib/x86_64-linux-gnu/gedit/libgedit.so 0x20c40

Change value of **#define MIN_CACHE_MISS_CYCLES** to your threshold

\$ make
\$./spy <file> <offset>

Let's try some offset: lots of cache hits for 0x20c40!!!

./spy /usr/lib/x86_64-linux-gnu/gedit/libgedit.so 0x20c40

A cache hit each time the cursor blinks.
\$ cd profiling

Change value of **#define MIN_CACHE_MISS_CYCLES** to your threshold

\$ make
\$./spy <file> <offset>

Let's try some offset: lots of cache hits for 0x20c40!!!

./spy /usr/lib/x86_64-linux-gnu/gedit/libgedit.so 0x20c40

A cache hit each time the cursor blinks. Not what we want.

\$ cd profiling

Change value of **#define MIN_CACHE_MISS_CYCLES** to your threshold

\$ make
\$./spy <file> <offset>

Let's try some offset: lots of cache hits for 0x20c40!!!

./spy /usr/lib/x86_64-linux-gnu/gedit/libgedit.so 0x20c40

A cache hit each time the cursor blinks. Not what we want. Let's try another one

\$ cd profiling

Change value of **#define MIN_CACHE_MISS_CYCLES** to your threshold

\$ make
\$./spy <file> <offset>

Let's try some offset: lots of cache hits for 0x20c40!!!

./spy /usr/lib/x86_64-linux-gnu/gedit/libgedit.so 0x20c40

A cache hit each time the cursor blinks. Not what we want. Let's try another one

./spy /usr/lib/x86_64-linux-gnu/gedit/libgedit.so 0x24440

We have more than one cache hit per keystroke, in a very short time.

8588659923476: Cache Hit (167 cycles) after a pause of 1381237 cycles 8588660655587: Cache Hit (158 cycles) after a pause of 182 cycles 8588662014696: Cache Hit (142 cycles) after a pause of 388 cycles 8592435140102: Cache Hit (139 cycles) after a pause of 1254280 cycles 8592435663328: Cache Hit (152 cycles) after a pause of 120 cycles 8592436855980: Cache Hit (161 cycles) after a pause of 322 cycles 8595876762459: Cache Hit (206 cycles) after a pause of 1133098 cycles 8595877338658: Cache Hit (155 cycles) after a pause of 139 cycles 8595877386776: Cache Hit (155 cvcles) after a pause of 9 cvcles 8595877512170: Cache Hit (112 cycles) after a pause of 30 cycles 8595877736734: Cache Hit (152 cycles) after a pause of 57 cycles 8595878749423: Cache Hit (145 cvcles) after a pause of 273 cvcles 8599529228024: Cache Hit (152 cycles) after a pause of 1217393 cycles 8599529824018: Cache Hit (173 cycles) after a pause of 145 cycles 8599530032220: Cache Hit (142 cycles) after a pause of 48 cycles 8599531215638: Cache Hit (145 cycles) after a pause of 334 cycles

• have a look at the flushandreload(void* addr) function in spy.c

- have a look at the flushandreload(void* addr) function in spy.c
- · if (kpause > 0) \rightarrow modify threshold and recompile

- have a look at the flushandreload(void* addr) function in spy.c
- · if (kpause > 0) \rightarrow modify threshold and recompile
- no false positives with (kpause > 10000)

Going further



- we can now obtain precise timing for keystrokes
- you can also build a complete matrix for each keystroke to identify key groups

Going further



- we can now obtain precise timing for keystrokes
- you can also build a complete matrix for each keystroke to identify key groups
- you may want to automate event triggering :)

Countermeasures

- different levels: hardware, system, application
- different goals
 - remove interferences
 - add noise to interferences
 - make it impossible to measure interferences

- \cdot clflush
 - unprivileged line eviction

- \cdot clflush
 - \cdot unprivileged line eviction \rightarrow make it privileged

- \cdot unprivileged line eviction \rightarrow make it privileged
- leaks timing information

- \cdot unprivileged line eviction \rightarrow make it privileged
- + leaks timing information \rightarrow make it constant-time

\cdot clflush

- \cdot unprivileged line eviction \rightarrow make it privileged
- + leaks timing information \rightarrow make it constant-time

\cdot rdtsc

• unprivileged fine-grained timing

- \cdot unprivileged line eviction \rightarrow make it privileged
- + leaks timing information \rightarrow make it constant-time
- \cdot rdtsc
 - + unprivileged fine-grained timing \rightarrow make it privileged

- + unprivileged line eviction \rightarrow make it privileged
- + leaks timing information \rightarrow make it constant-time
- \cdot rdtsc
 - + unprivileged fine-grained timing \rightarrow make it privileged
- $\rightarrow\,$ require changes to the architecture

- + unprivileged line eviction \rightarrow make it privileged
- + leaks timing information \rightarrow make it constant-time
- \cdot rdtsc
 - + unprivileged fine-grained timing \rightarrow make it privileged
- $\rightarrow\,$ require changes to the architecture
- \rightarrow attacks still possible (e.g., Prime+Probe)

stop sharing cache

G. Irazoqui et al. "Cross processor cache attacks". In: AsiaCCS'16. 2016

Y. Oren et al. "The Spy in the Sandbox: Practical Cache Attacks in JavaScript and their Implications". In: CCS'15. 2015

· stop sharing cache \rightarrow attacks are getting better

+ first attacks on L1 \rightarrow same core

G. Irazoqui et al. "Cross processor cache attacks". In: AsiaCCS'16. 2016

Y. Oren et al. "The Spy in the Sandbox: Practical Cache Attacks in JavaScript and their Implications". In: CCS'15. 2015

- · stop sharing cache \rightarrow attacks are getting better
 - + first attacks on L1 \rightarrow same core \rightarrow stop sharing core

G. Irazoqui et al. "Cross processor cache attacks". In: AsiaCCS'16. 2016

Y. Oren et al. "The Spy in the Sandbox: Practical Cache Attacks in JavaScript and their Implications". In: CCS'15. 2015

- · stop sharing cache \rightarrow attacks are getting better
 - + first attacks on L1 ightarrow same core ightarrow stop sharing core
 - + current attacks on LLC \rightarrow across cores

G. Irazoqui et al. "Cross processor cache attacks". In: AsiaCCS'16. 2016

Y. Oren et al. "The Spy in the Sandbox: Practical Cache Attacks in JavaScript and their Implications". In: CCS'15. 2015

- · stop sharing cache \rightarrow attacks are getting better
 - + first attacks on L1 ightarrow same core ightarrow stop sharing core
 - + current attacks on LLC \rightarrow across cores \rightarrow stop sharing CPU

G. Irazoqui et al. "Cross processor cache attacks". In: AsiaCCS'16. 2016

Y. Oren et al. "The Spy in the Sandbox: Practical Cache Attacks in JavaScript and their Implications". In: CCS'15. 2015

- · stop sharing cache \rightarrow attacks are getting better
 - + first attacks on L1 \rightarrow same core \rightarrow stop sharing core
 - + current attacks on LLC \rightarrow across cores \rightarrow stop sharing CPU
 - 2016: first attack across processors

G. Irazoqui et al. "Cross processor cache attacks". In: AsiaCCS'16. 2016

Y. Oren et al. "The Spy in the Sandbox: Practical Cache Attacks in JavaScript and their Implications". In: CCS'15. 2015

- · stop sharing cache \rightarrow attacks are getting better
 - + first attacks on L1 \rightarrow same core \rightarrow stop sharing core
 - + current attacks on LLC \rightarrow across cores \rightarrow stop sharing CPU
 - 2016: first attack across processors \rightarrow what next?

G. Irazoqui et al. "Cross processor cache attacks". In: AsiaCCS'16. 2016

Y. Oren et al. "The Spy in the Sandbox: Practical Cache Attacks in JavaScript and their Implications". In: CCS'15. 2015

- · stop sharing cache \rightarrow attacks are getting better
 - + first attacks on L1 ightarrow same core ightarrow stop sharing core
 - + current attacks on LLC \rightarrow across cores \rightarrow stop sharing CPU
 - 2016: first attack across processors \rightarrow what next?
- not an option for cost reasons in the cloud

G. Irazoqui et al. "Cross processor cache attacks". In: AsiaCCS'16. 2016

Y. Oren et al. "The Spy in the Sandbox: Practical Cache Attacks in JavaScript and their Implications". In: CCS'15. 2015

- · stop sharing cache \rightarrow attacks are getting better
 - + first attacks on L1 \rightarrow same core \rightarrow stop sharing core
 - + current attacks on LLC \rightarrow across cores \rightarrow stop sharing CPU
 - 2016: first attack across processors \rightarrow what next?
- not an option for cost reasons in the cloud
- what about JavaScript attacks?

G. Irazoqui et al. "Cross processor cache attacks". In: AsiaCCS'16. 2016

Y. Oren et al. "The Spy in the Sandbox: Practical Cache Attacks in JavaScript and their Implications". In: CCS'15. 2015

• secure cache designs: Random-Permutation Cache, Partition-Locked Cache

Z. Wang et al. "New cache designs for thwarting software cache-based side channel attacks". In: ACM SIGARCH Computer Architecture News 35.2 (June 2007), p. 494

J. Kong et al. "Hardware-software integrated approaches to defend against software cache-based side channel attacks". In: HPCA'09. 2009.

A. Fuchs et al. "Disruptive Prefetching: Impact on Side-Channel Attacks and Cache Designs". In: SYSTOR'15. 2015

- secure cache designs: Random-Permutation Cache, Partition-Locked Cache
 - ightarrow expensive, not always high performance

Z. Wang et al. "New cache designs for thwarting software cache-based side channel attacks". In: ACM SIGARCH Computer Architecture News 35.2 (June 2007), p. 494

J. Kong et al. "Hardware-software integrated approaches to defend against software cache-based side channel attacks". In: HPCA'09. 2009.

A. Fuchs et al. "Disruptive Prefetching: Impact on Side-Channel Attacks and Cache Designs". In: SYSTOR'15. 2015

- secure cache designs: Random-Permutation Cache, Partition-Locked Cache
 - \rightarrow expensive, not always high performance
- disruptive prefetching: random hardware prefetches

Z. Wang et al. "New cache designs for thwarting software cache-based side channel attacks". In: ACM SIGARCH Computer Architecture News 35.2 (June 2007), p. 494

J. Kong et al. "Hardware-software integrated approaches to defend against software cache-based side channel attacks". In: HPCA'09. 2009.

A. Fuchs et al. "Disruptive Prefetching: Impact on Side-Channel Attacks and Cache Designs". In: SYSTOR'15. 2015

- secure cache designs: Random-Permutation Cache, Partition-Locked Cache
 - \rightarrow expensive, not always high performance
- disruptive prefetching: random hardware prefetches
 - ightarrow adding noise makes attacks harder, not impossible

Z. Wang et al. "New cache designs for thwarting software cache-based side channel attacks". In: ACM SIGARCH Computer Architecture News 35.2 (June 2007), p. 494

J. Kong et al. "Hardware-software integrated approaches to defend against software cache-based side channel attacks". In: HPCA'09. 2009.

A. Fuchs et al. "Disruptive Prefetching: Impact on Side-Channel Attacks and Cache Designs". In: SYSTOR'15. 2015

- secure cache designs: Random-Permutation Cache, Partition-Locked Cache
 - \rightarrow expensive, not always high performance
- · disruptive prefetching: random hardware prefetches
 - ightarrow adding noise makes attacks harder, not impossible
- \rightarrow trade-off security/performance/cost

Z. Wang et al. "New cache designs for thwarting software cache-based side channel attacks". In: ACM SIGARCH Computer Architecture News 35.2 (June 2007), p. 494

J. Kong et al. "Hardware-software integrated approaches to defend against software cache-based side channel attacks". In: HPCA'09. 2009.

A. Fuchs et al. "Disruptive Prefetching: Impact on Side-Channel Attacks and Cache Designs". In: SYSTOR'15. 2015

- secure cache designs: Random-Permutation Cache, Partition-Locked Cache
 - ightarrow expensive, not always high performance
- disruptive prefetching: random hardware prefetches
 - ightarrow adding noise makes attacks harder, not impossible
- \rightarrow trade-off security/performance/cost
- \rightarrow performance and cost win, no implementation by manufacturers

Z. Wang et al. "New cache designs for thwarting software cache-based side channel attacks". In: ACM SIGARCH Computer Architecture News 35.2 (June 2007), p. 494

J. Kong et al. "Hardware-software integrated approaches to defend against software cache-based side channel attacks". In: HPCA'09. 2009.

A. Fuchs et al. "Disruptive Prefetching: Impact on Side-Channel Attacks and Cache Designs". In: SYSTOR'15. 2015

• L1 cache cleansing

Y. Zhang et al. "Düppel: retrofitting commodity operating systems to mitigate cache side channels in the cloud". In: CCS'13. 2013

H. Raj et al. "Resource Management for Isolation Enhanced Cloud Services". In: CCSW'09. 2009

B. C. Vattikonda et al. "Eliminating fine grained timers in Xen". In: CCSW'11. 2011

M. Schwarz et al. "Fantastic Timers and Where to Find Them: High-Resolution Microarchitectural Attacks in JavaScript". In: FC'17. 2017.

• L1 cache cleansing

 \rightarrow if applied to LLC \rightarrow same as no cache, disastrous performance

Y. Zhang et al. "Düppel: retrofitting commodity operating systems to mitigate cache side channels in the cloud". In: CCS'13. 2013

H. Raj et al. "Resource Management for Isolation Enhanced Cloud Services". In: CCSW'09. 2009

B. C. Vattikonda et al. "Eliminating fine grained timers in Xen". In: CCSW'11. 2011

M. Schwarz et al. "Fantastic Timers and Where to Find Them: High-Resolution Microarchitectural Attacks in JavaScript". In: FC'17. 2017.
- L1 cache cleansing
 - \rightarrow if applied to LLC \rightarrow same as no cache, disastrous performance
- \cdot page coloring \rightarrow reduces cache sharing

Y. Zhang et al. "Düppel: retrofitting commodity operating systems to mitigate cache side channels in the cloud". In: CCS'13. 2013

H. Raj et al. "Resource Management for Isolation Enhanced Cloud Services". In: CCSW'09. 2009

B. C. Vattikonda et al. "Eliminating fine grained timers in Xen". In: CCSW'11. 2011

M. Schwarz et al. "Fantastic Timers and Where to Find Them: High-Resolution Microarchitectural Attacks in JavaScript". In: FC'17. 2017.

System level: Prevention

• L1 cache cleansing

 \rightarrow if applied to LLC \rightarrow same as no cache, disastrous performance

- \cdot page coloring \rightarrow reduces cache sharing
 - \rightarrow limited number of colors + bad performance
 - \rightarrow doesn't prevent Flush+Reload

Y. Zhang et al. "Düppel: retrofitting commodity operating systems to mitigate cache side channels in the cloud". In: CCS'13. 2013

H. Raj et al. "Resource Management for Isolation Enhanced Cloud Services". In: CCSW'09. 2009

B. C. Vattikonda et al. "Eliminating fine grained timers in Xen". In: CCSW'11. 2011

M. Schwarz et al. "Fantastic Timers and Where to Find Them: High-Resolution Microarchitectural Attacks in JavaScript". In: FC'17. 2017.

System level: Prevention

• L1 cache cleansing

 \rightarrow if applied to LLC \rightarrow same as no cache, disastrous performance

- \cdot page coloring \rightarrow reduces cache sharing
 - \rightarrow limited number of colors + bad performance
 - \rightarrow doesn't prevent Flush+Reload
- noise in timers or no timer

Y. Zhang et al. "Düppel: retrofitting commodity operating systems to mitigate cache side channels in the cloud". In: CCS'13. 2013

H. Raj et al. "Resource Management for Isolation Enhanced Cloud Services". In: CCSW'09. 2009

B. C. Vattikonda et al. "Eliminating fine grained timers in Xen". In: CCSW'11. 2011

M. Schwarz et al. "Fantastic Timers and Where to Find Them: High-Resolution Microarchitectural Attacks in JavaScript". In: FC'17. 2017.

System level: Prevention

• L1 cache cleansing

 \rightarrow if applied to LLC \rightarrow same as no cache, disastrous performance

- \cdot page coloring \rightarrow reduces cache sharing
 - \rightarrow limited number of colors + bad performance
 - \rightarrow doesn't prevent Flush+Reload
- noise in timers or no timer
 - ightarrow adding noise makes attacks harder, not impossible
 - \rightarrow removing timers is not realistic

Y. Zhang et al. "Düppel: retrofitting commodity operating systems to mitigate cache side channels in the cloud". In: CCS'13. 2013

H. Raj et al. "Resource Management for Isolation Enhanced Cloud Services". In: CCSW'09. 2009

B. C. Vattikonda et al. "Eliminating fine grained timers in Xen". In: CCSW'11. 2011

M. Schwarz et al. "Fantastic Timers and Where to Find Them: High-Resolution Microarchitectural Attacks in JavaScript". In: FC'17. 2017.

System level: Detect on-going attacks

- using performance counters to monitor cache hits and cache misses
- $\rightarrow~{\rm risk}$ of false positives



N. Herath et al. "These are Not Your Grand Daddys CPU Performance Counters – CPU Hardware Performance Counters for Security". In: Black Hat 2015 Briefings. 2015

D. Gruss et al. "Flush+Flush: A Fast and Stealthy Cache Attack". In: DIMVA'16. 2016

- CacheAudit : static analysis of source code
- Cache Template Attacks : dynamic approach

G. Doychev et al. "CacheAudit: A Tool for the Static Analysis of Cache Side Channels". In: USENIX Security Symposium. 2013 D. Gruss et al. "Cache Template Attacks: Automating Attacks on Inclusive Last-Level Caches". In: USENIX Security Symposium. 2015

- CacheAudit : static analysis of source code
- Cache Template Attacks : dynamic approach
- ightarrow limited to side-channels ightarrow covert channels still possible
- $\rightarrow\,$ most effective for critical code

G. Doychev et al. "CacheAudit: A Tool for the Static Analysis of Cache Side Channels". In: USENIX Security Symposium. 2013 D. Gruss et al. "Cache Template Attacks: Automating Attacks on Inclusive Last-Level Caches". In: USENIX Security Symposium. 2015

- square-and-multiply-always algorithm
- bit-sliced AES implementation
- hardware implementations (AES-NI, etc.)

- square-and-multiply-always algorithm
- bit-sliced AES implementation
- hardware implementations (AES-NI, etc.)
- $\rightarrow\,$ protecting crypto is possible and necessary!
- $\rightarrow\,$ a few CVEs that have been treated: CVE-2005-0109, CVE-2013-4242, CVE-2014-0076, CVE-2016-0702, CVE-2016-2178

Bigger perspective and conclusions

rdseed and floating point operations

\cdot rdseed

- request a random seed to the hardware random number generator
- fixed number of precomputed random bits, takes time to regenerate them
- \rightarrow covert channel

D. Evtyushkin et al. "Covert Channels through Random Number Generator: Mechanisms, Capacity Estimation and Mitigations". In: *CCS'16*. 2016 M. Andrysco et al. "On subnormal floating point and abnormal timing". In: *S&P'15*. 2015

rdseed and floating point operations

\cdot rdseed

- request a random seed to the hardware random number generator
- \cdot fixed number of precomputed random bits, takes time to regenerate them
- \rightarrow covert channel
- \cdot fadd,fmul
 - floating-point unit
 - floating point operations running time depends on the operands
 - ightarrow bypassing Firefox's same origin policy via SVG filter timing attack

D. Evtyushkin et al. "Covert Channels through Random Number Generator: Mechanisms, Capacity Estimation and Mitigations". In: CCS'16. 2016 M. Andrysco et al. "On subnormal floating point and abnormal timing". In: S&P'15. 2015

• jmp

- + branch prediction and branch target prediction \rightarrow branch prediction unit
- $ightarrow\,$ covert channels, side-channel attacks on crypto, bypassing kernel ASLR

O. Aciiçmez et al. "Predicting secret keys via branch prediction". In: CT-RSA 2007. 2007

D. Evtyushkin et al. "Jump over ASLR: Attacking branch predictors to bypass ASLR". In: MICRO'16. 2016

Y. Jang et al. "Breaking kernel address space layout randomization with intel TSX". In: CCS'16. 2016

• jmp

- + branch prediction and branch target prediction \rightarrow branch prediction unit
- $ightarrow\,$ covert channels, side-channel attacks on crypto, bypassing kernel ASLR
- TSX instructions
 - extension for transactional memory support in hardware
 - \rightarrow bypassing kernel ASLR

O. Aciiçmez et al. "Predicting secret keys via branch prediction". In: CT-RSA 2007. 2007

D. Evtyushkin et al. "Jump over ASLR: Attacking branch predictors to bypass ASLR". In: MICRO'16. 2016

Y. Jang et al. "Breaking kernel address space layout randomization with intel TSX". In: CCS'16. 2016

- DRAM
- GPU
- MMU
- TLB

P. Pessl et al. "DRAMA: Exploiting DRAM Addressing for Cross-CPU Attacks". In: USENIX Security Symposium. 2016.

P. Frigo et al. "Grand Pwning unit: accelerating microarchitectural attacks with the GPU". In: S&P 2018. 2018.

S. van Schaik et al. "Malicious Management Unit: Why Stopping Cache Attacks in Software is Harder Than You Think". In: USENIX Security Symposium. 2018.

B. Gras et al. "Translation Leak-aside Buffer: Defeating Cache Side-channel Protections with TLB Attacks". In: USENIX Security Symposium. 2018.

• more a problem of CPU design than Instruction Set Architecture

- more a problem of CPU design than Instruction Set Architecture
- it's also not just the cache

- more a problem of CPU design than Instruction Set Architecture
- it's also not just the cache
- \cdot hard to patch \rightarrow issues linked to performance optimizations

- more a problem of CPU design than Instruction Set Architecture
- it's also not just the cache
- $\cdot\,$ hard to patch \rightarrow issues linked to performance optimizations
- \cdot we would like to keep the optimizations without the attacks

- more a problem of CPU design than Instruction Set Architecture
- it's also not just the cache
- $\cdot\,$ hard to patch \rightarrow issues linked to performance optimizations
- \cdot we would like to keep the optimizations without the attacks
- very interesting and active field of research!

Questions?

Contact

clementine.maurice@irisa.fr
for @BloodyTangerine

Cache side-channel attacks

Lab: Monitoring keystroke timing with no privilege

Clémentine Maurice, CNRS, IRISA

July 13, 2018—Summer School Cyber in Occitanie 2018, Montpellier, France

O. Acıiçmez, J.-P. Seifert, and c. K. Koç. "Predicting secret keys via branch prediction". In: CT-RSA 2007. 2007.

M. Andrysco, D. Kohlbrenner, K. Mowery, R. Jhala, S. Lerner, and H. Shacham. "On subnormal floating point and abnormal timing". In: S&P'15. 2015.

G. Doychev, D. Feld, B. Köpf, L. Mauborgne, and J. Reineke. "CacheAudit: A Tool for the Static Analysis of Cache Side Channels". In: USENIX Security Symposium. 2013.

D. Evtyushkin and D. Ponomarev. "Covert Channels through Random Number Generator: Mechanisms, Capacity Estimation and Mitigations". In: *CCS'16*. 2016.

D. Evtyushkin, D. Ponomarev, and N. Abu-Ghazaleh. "Jump over ASLR: Attacking branch predictors to bypass ASLR". In: *MICRO'16*. 2016.

P. Frigo, C. Giuffrida, H. Bos, and K. Razavi. "Grand Pwning unit: accelerating microarchitectural attacks with the GPU". In: *S&P 2018*. 2018.

References ii

A. Fuchs and R. B. Lee. "Disruptive Prefetching: Impact on Side-Channel Attacks and Cache Designs". In: SYSTOR'15. 2015.

B. Gras, K. Razavi, H. Bos, and C. Giuffrida. "Translation Leak-aside Buffer: Defeating Cache Side-channel Protections with TLB Attacks". In: *USENIX Security Symposium*. 2018.

D. Gruss, R. Spreitzer, and S. Mangard. "Cache Template Attacks: Automating Attacks on Inclusive Last-Level Caches". In: *USENIX Security Symposium*. 2015.

D. Gruss, C. Maurice, K. Wagner, and S. Mangard. "Flush+Flush: A Fast and Stealthy Cache Attack". In: *DIMVA'16.* 2016.

D. Gullasch, E. Bangerter, and S. Krenn. "Cache Games – Bringing Access-Based Cache Attacks on AES to Practice". In: S&P'11. 2011.

N. Herath and A. Fogh. "These are Not Your Grand Daddys CPU Performance Counters – CPU Hardware Performance Counters for Security". In: *Black Hat 2015 Briefings*. 2015.

G. Irazoqui, T. Eisenbarth, and B. Sunar. "Cross processor cache attacks". In: AsiaCCS'16. 2016.

References iii

Y. Jang, S. Lee, and T. Kim. "Breaking kernel address space layout randomization with intel TSX". In: *CCS'16*. 2016.

J. Kong, O. Aciiçmez, J.-P. Seifert, and H. Zhou. "Hardware-software integrated approaches to defend against software cache-based side channel attacks". In: *HPCA'09*. 2009.

F. Liu, Y. Yarom, Q. Ge, G. Heiser, and R. B. Lee. "Last-Level Cache Side-Channel Attacks are Practical". In: *S&P'15.* 2015.

C. Maurice, N. Le Scouarnec, C. Neumann, O. Heen, and A. Francillon. "Reverse Engineering Intel Complex Addressing Using Performance Counters". In: *RAID*'15. 2015.

Y. Oren, V. P. Kemerlis, S. Sethumadhavan, and A. D. Keromytis. "The Spy in the Sandbox: Practical Cache Attacks in JavaScript and their Implications". In: *CCS'15*. 2015.

D. A. Osvik, A. Shamir, and E. Tromer. "Cache Attacks and Countermeasures: the Case of AES". In: *CT-RSA 2006*. 2006.

C. Percival. "Cache missing for fun and profit". In: Proceedings of BSDCan. 2005.

References iv

P. Pessl, D. Gruss, C. Maurice, M. Schwarz, and S. Mangard. "DRAMA: Exploiting DRAM Addressing for Cross-CPU Attacks". In: USENIX Security Symposium. 2016.

H. Raj, R. Nathuji, A. Singh, and P. England. "Resource Management for Isolation Enhanced Cloud Services". In: *CCSW'09.* 2009.

M. Schwarz, C. Maurice, D. Gruss, and S. Mangard. "Fantastic Timers and Where to Find Them: High-Resolution Microarchitectural Attacks in JavaScript". In: *FC'17*. 2017.

S. van Schaik, K. Razavi, C. Giuffrida, and H. Bos. "Malicious Management Unit: Why Stopping Cache Attacks in Software is Harder Than You Think". In: *USENIX Security Symposium*. 2018.

B. C. Vattikonda, S. Das, and H. Shacham. "Eliminating fine grained timers in Xen". In: CCSW'11. 2011.

Z. Wang and R. B. Lee. "New cache designs for thwarting software cache-based side channel attacks". In: *ACM SIGARCH Computer Architecture News* 35.2 (June 2007), p. 494.

Y. Yarom and K. Falkner. "Flush+Reload: a High Resolution, Low Noise, L3 Cache Side-Channel Attack". In: USENIX Security Symposium. 2014. Y. Zhang and M. Reiter. "Düppel: retrofitting commodity operating systems to mitigate cache side channels in the cloud". In: *CCS'13.* 2013.

M. Lipp, D. Gruss, R. Spreitzer, C. Maurice, and S. Mangard. "ARMageddon: Cache Attacks on Mobile Devices". In: *USENIX Security Symposium*. 2016.